x25640 Intersil Corporation, x25640 Datasheet - Page 3

• Manufacturer Part Number: x25640
• Description: Advanced Spi Serial E2prom With Block Locktm Protection
• Manufacturer: Intersil Corporation

X25640
PRINCIPLES OF OPERATION
The X25640 is a 8K x 8 E
directly with the synchronous serial peripheral interface
(SPI) of many popular microcontroller families.
The X25640 contains an 8-bit instruction register. It is
accessed via the SI input, with data being clocked in on
the rising SCK. CS must be LOW and the HOLD and WP
inputs must be HIGH during the entire operation.
Table 1 contains a list of the instructions and their
opcodes. All instructions, addresses and data are trans-
ferred MSB first.
Data input is sampled on the first rising edge of SCK after
CS goes LOW. SCK is static, allowing the user to stop
the clock and then resume operations. If the clock line is
shared with other peripheral devices on the SPI bus, the
user can assert the HOLD input to place the X25640 into
a “PAUSE” condition. After releasing HOLD, the X25640
will resume operation from the point when HOLD was
first asserted.
Write Enable Latch
The X25640 contains a “write enable” latch. This latch
must be SET before a write operation will be completed
internally. The WREN instruction will set the latch and
the WRDI instruction will reset the latch. This latch is
automatically reset upon a power-up condition and after
the completion of a byte, page, or status register write
cycle.
Table 1. Instruction Set
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
Instruction Name
WRITE
WREN
WRSR
RDSR
READ
WRDI
2
PROM designed to interface
Instruction Format*
0000 0110
0000 0100
0000 0011
0000 0010
0000 0101
0000 0001
(1 to 32 Bytes)
Set the Write Enable Latch (Enable Write Operations)
Reset the Write Enable Latch (Disable Write Operations)
Read Status Register
Write Status Register
Read Data from Memory Array beginning at selected address
Write Data to Memory Array beginning at Selected Address
3
Status Register
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is format-
ted as follows:
WPEN, BP0 and BP1 are set by the WRSR instruction.
WEL and WIP are read-only and automatically set by
other operations.
The Write-In-Process (WIP) bit indicates whether the
X25640 is busy with a write operation. When set to a “1”,
a write is in progress, when set to a “0”, no write is in
progress. During a write, all other bits are set to “1”.
The Write Enable Latch (WEL) bit indicates the status of
the “write enable” latch. When set to a “1”, the latch is set,
when set to a “0”, the latch is reset.
The Block Protect (BP0 and BP1) bits are nonvolatile
and allow the user to select one of four levels of protec-
tion. The X25640 is divided into four 16384-bit seg-
ments. One, two, or all four of the segments may be
protected. That is, the user may read the segments but
will be unable to alter (write) data within the selected
segments. The partitioning is controlled as illustrated
below.
WPEN X
7
Status Register Bits
BP1
0
0
1
1
6
X
5
Operation
BP0
X
4
0
1
0
1
BP1
3
Array Addresses
BP0
$1800–$1FFF
$1000–$1FFF
$0000–$1FFF
2
Protected
None
WEL
1
3089 PGM T02
3834 PGM T03
3089 PGM T04
WIP
0