UPD30500 NEC [NEC], UPD30500 Datasheet - Page 12

no-image

UPD30500

Manufacturer Part Number
UPD30500
Description
VR5000TM, VR5000ATM, VR5000BTM 64-BIT MICROPROCESSOR
Manufacturer
NEC [NEC]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD30500RJ-200
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD30500S2-200
Manufacturer:
NEC
Quantity:
20 000
12
Int (0:5)
NMI
ColdReset
Reset
SysClock
BigEndian
ModeClock
Modeln
V
V
GNDP
V
V
GND
DD
DD
DD
DD
Notes 1. V
Pin Name
Ok
P
IO
Note1
2. V
V
V
DD
R
R
R
5000: V
5000B: V
5000A: V
IO is only for V
Output
Input
Input
Input
Input
Input
Input
Input
Input
I/O
DD
DD
DD
= 3.135 V
Interrupt.
Non-maskable interrupt.
Cold reset.
Reset.
System clock.
Endian mode setting.
Boot mode clock.
Boot mode data input.
V
PLL V
PLL GND.
• V
• V
• V
Power supply pin for I/O (3.3 V)
Ground pin.
= 1.7 V, V
= 2.375 V, V
DD
Positive power supply pin (3.3 V)
Power supply pin for core (2.5 V)
Power supply pin for core (1.8 V)
R
R
R
General-purpose processor interrupt requests whose input statuses can be confirmed by
bits 15 through 10 of cause register.
Interrupt request that cannot be masked.
Signal initializing the internal status of the processor. Inactivate this signal in synchroniza-
tion with SysClock.
Signal generating a reset exception, without initializing the internal status of the processor.
Inactivate this signal in synchronization with SysClock.
Clock input signal to processor.
This signal sets the endian mode of the system interface.
When setting the endian mode with this signal, specify little endian with the data from the
ModeIn pin that is input at reset.
To set the endian mode with the data from the ModeIn pin, fix this signal to 0.
Successive boot mode data clock output resulting from dividing SysClock by 256.
Input of initialization bit stream.
Signal indicating that the voltage supplied to the V
for 100 ms or more, and that that status is stabilized. When V
V
Power supply for internal PLL.
Ground for internal PLL.
5000
5000A
5000B
and V
R
R
5000 starts an initialization sequence.
5000A and V
DD
BigEndian
.
DD
1
1
0
0
DD
IO
IO = 3.135 V
Note1
DD
IO = 3.135 V
Data Sheet U12031EJ4V0DS00
are valid.
R
5000B.
Bit 8 of boot mode
1
0
1
0
Function
R
5000 is reached to the rated level
PD30500, 30500A, 30500B
Little endian
Big endian
Big endian
Mode
DD
Ok is asserted active, the
Note2

Related parts for UPD30500