DS2064-200 DALLAS [Dallas Semiconductor], DS2064-200 Datasheet

no-image

DS2064-200

Manufacturer Part Number
DS2064-200
Description
8K x 8 Static RAM
Manufacturer
DALLAS [Dallas Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2064-200
Manufacturer:
DIP-28
Quantity:
20 000
FEATURES
DESCRIPTION
The DS2064 is a 65536–bit low power, fully static ran-
dom access memory organized as 8192 words by eight
bits using CMOS technology. The device operates from
a single power supply with a voltage input between 4.5V
and 5.5V. The chip enable inputs (CE1 and CE2) are
used for device selection and can be used in order to
achieve the minimum standby current mode, which fa-
100 nA max at t
Low power CMOS design
Standby current
Full operation for V
Data Retention Voltage = 5.5V to 2.0V
Access time equals 200 ns at 5.0V
Operating temperature range of –40 C to +85 C
Full static operation
TTL compatible inputs and outputs
Available in 28–pin DIP and 28–pin SOIC packages
Suitable for both battery operated and battery backup
applications
50 nA max at t
1 A max at t
A
A
A
= 25 C V
= 25 C V
= 60 C V
CC
= 4.5V to 5.5V
CC
CC
CC
= 3.0V
= 5.5V
= 5.5V
PIN ASSIGNMENT
PIN DESCRIPTION
A0–A12
DQ0–DQ7
CE1, CE2
WE
OE
V
GND
NC
cilitates both battery operate and battery backup appli-
cations. The device provides fast access time of 200 ns
and is most suitable for low power applications where
battery operation or battery backup for nonvolatility are
required. The DS2064 is a JEDEC–standard 8K x 8
SRAM and is pin–compatible with ROM and EPROM of
similar density.
CC
GND
DQ0
DQ1
DQ2
A12
DS2064S–200 28–PIN SOIC (330 MIL)
NC
A7
A6
A5
A4
A3
A2
A1
A0
DS2064–200 28–PIN DIP (600 MIL)
– Address Inputs
– Data Input/Output
– Chip Enable Inputs
– Write Enable Input
– Output Enable Input
– 5V Power Supply Input
– Ground
– No Connection
1
2
3
4
5
6
7
8
9
10
11
12
13
14
8K x 8 Static RAM
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
WE
CE2
A8
A9
A11
OE
A10
CE1
DQ7
DQ6
DQ5
DQ4
DQ3
DS2064
CC
022598 1/9
DS2064

Related parts for DS2064-200

DS2064-200 Summary of contents

Page 1

... Suitable for both battery operated and battery backup applications DESCRIPTION The DS2064 is a 65536–bit low power, fully static ran- dom access memory organized as 8192 words by eight bits using CMOS technology. The device operates from a single power supply with a voltage input between 4.5V and 5 ...

Page 2

... DS2064 ABSOLUTE MAXIMUM RATINGS SYMBOL V Power Supply Voltage Input, Input/Output Voltage IN I/O T Storage Temperature STG T Operating Temperature OPR T Soldering Temperature/Time SOLDER RECOMMENDED DC OPERATING CONDITIONS PARAMETER SYMBOL Power Supply Voltage V CC Input High Voltage V IH Input Low Voltage V IL Data Retention Voltage ...

Page 3

... ACC COE t COE V V OUTPUT OH OH DATA VALID DS2064 =5V 10%) NOTES =5V 10%) NOTES 7 7 022598 3/9 ...

Page 4

... DS2064 TIMING DIAGRAM: WRITE CYCLE ADDRESSES ODW D OUT D IN SEE NOTES AND 7 022598 4 OEW DATA IN STABLE ...

Page 5

... TIMING DIAGRAM: DATA RETENTION – POWER UP, POWER DOWN V DATA RETENTION MODE CC t CDR CE GND SEE NOTE ODW DATA IN STABLE 2. 0. DS2064 022598 5/9 ...

Page 6

... DS2064 DATA RETENTION CHARACTERISTICS PARAMETER SYMBOL Data Retention Supply Voltage V DR Data Retention Current at 5.5V I CCR1 Data Retention Current at 2.0V I CCR2 Chip Deselect to Data Retention t CDR Recovery Time Typical values are FUNCTION TABLE MODE CE1 CE2 READ L H WRITE ...

Page 7

... going low to the WP voltage is going down from 4.5V to 2.7V CCS1 AC TEST CONDITIONS Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0V – 3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times DS2064 current 022598 7/9 ...

Page 8

... DS2064 DS2064 28–PIN DIP 022598 8/9 PKG 28–PIN DIM MIN MAX A IN. 1.440 1.460 30.99 32.00 B IN. 0.540 0.560 MM 13.72 14.22 C IN. 0.140 0.160 MM 3.56 4.06 D IN. 0.590 0.625 MM 14.99 15.88 E IN. 0.015 0.040 MM 0.380 1. IN. 0.110 0.135 MM 2.79 3.43 G IN. 0.090 0.110 F MM 2.29 2. IN. 0.625 0.675 MM 15.88 17.15 J IN. ...

Page 9

... DS2064S 28–PIN SOIC The chamfer on the body is optional not present, a terminal 1 identifier must be positioned so that 1/2 or more of its area is contained in the hatched zone. DS2064 PKG 28–PIN DIM MIN MAX A IN. 0.080 0.120 MM 2.04 3.05 A1 IN. 0.002 0.014 MM 0.05 0.35 b IN. 0.012 0.020 MM 0.30 0. 0.004 0.0125 MM 0 ...

Related keywords