LTC2448 LINER [Linear Technology], LTC2448 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
LTC2448
Manufacturer Part Number
LTC2448
Description
24-Bit High Speed 8-/16-Channel ADCs with Selectable Speed/Resolution
Manufacturer
LINER [Linear Technology]
Datasheet
1.LTC2448.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC2448CUHF
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2448CUHF#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC2448CUHF#PBF/IU
Manufacturer:
LT
Quantity:
6
Part Number:
LTC2448CUHF#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC2448IUHF
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2448IUHF#PBF
Manufacturer:
LT/凌特
Quantity:
20 000
APPLICATIO S I FOR ATIO
LTC2444/LTC2445/
LTC2448/LTC2449
Initially, the LTC2444/LTC2445/LTC2448/LTC2449 per-
form a conversion. Once the conversion is complete, the
device enters the sleep state. While in this sleep state,
power consumption is reduced below 10µA. The part
remains in the sleep state as long as CS is HIGH. The
conversion result is held indefinitely in a static shift
register while the converter is in the sleep state.
Once CS is pulled LOW, the device begins outputting the
conversion result. There is no latency in the conversion
result while operating in the 1x mode. The data output cor-
responds to the conversion just performed. This result is
shifted out on the serial data out pin (SDO) under the con-
trol of the serial clock (SCK). Data is updated on the falling
edge of SCK allowing the user to reliably latch data on the
rising edge of SCK (see Figure 3). The data output state is
concluded once 32 bits are read out of the ADC or when CS
is brought HIGH. The device automatically initiates a new
conversion and the cycle repeats.
Through timing control of the CS, SCK and EXT pins, the
LTC2444/LTC2445/LTC2448/LTC2449 offer several flex-
ible modes of operation (internal or external SCK). These
various modes do not require programming configuration
registers; moreover, they do not disturb the cyclic opera-
tion described above. These modes of operation are
described in detail in the Serial Interface Timing Modes
section.
Ease of Use
The LTC2444/LTC2445/LTC2448/LTC2449 data output
has no latency, filter settling delay or redundant data
associated with the conversion cycle while operating in
the 1X mode. There is a one-to-one correspondence
between the conversion and the output data. Therefore,
multiplexing multiple analog voltages is easy. Speed/
resolution adjustments may be made seamlessly be-
tween two conversions without settling errors.
The LTC2444/LTC2445/LTC2448/LTC2449 perform off-
set and full-scale calibrations every conversion cycle. This
calibration is transparent to the user and has no effect on
the cyclic operation described above. The advantage of
continuous calibration is extreme stability of offset and
full-scale readings with respect to time, supply voltage
change and temperature drift.
8
U
U
W
U
Power-Up Sequence
The LTC2444/LTC2445/LTC2448/LTC2449 automatically
enter an internal reset state when the power supply
voltage V
ture guarantees the integrity of the conversion result and
of the serial interface mode selection.
When the V
the converter creates an internal power-on-reset (POR)
signal with a duration of approximately 0.5ms. The POR
signal clears all internal registers. The conversion imme-
diately following a POR is performed on the input channel
IN
Following the POR signal, the LTC2444/LTC2445/LTC2448/
LTC2449 start a normal conversion cycle and follow the
succession of states described above. The first conver-
sion result following POR is accurate within the specifica-
tions of the device if the power supply voltage is restored
within the operating range (4.5V to 5.5V) before the end of
the POR time interval.
Reference Voltage Range
These converters accept a truly differential external refer-
ence voltage. The absolute/common mode voltage speci-
fication for the REF
from GND to V
REF
The LTC2444/LTC2445/LTC2448/LTC2449 can accept a
differential reference voltage from 0.1V to V
verter output noise is determined by the thermal noise of
the front-end circuits, and as such, its value in microvolts
is nearly constant with reference voltage. A decrease in
reference voltage will not significantly improve the
converter’s effective resolution. On the other hand, a
reduced reference voltage will improve the converter’s
overall INL performance.
Input Voltage Range
The analog input is truly differential with an absolute/
common mode range for the CH0-CH15 and COM input
pins extending from GND – 0.3V to V
these limits, the ESD protection devices begin to turn on
and the errors due to input leakage current increase
rapidly. Within these limits, the LTC2444/LTC2445/
+
= CH0, IN
+
pin must always be more positive than the REF
CC
CC
drops below approximately 2.2V. This fea-
–
voltage rises above this critical threshold,
= CH1 at an OSR = 256 in the 1X mode.
CC
. For correct converter operation, the
+
and REF
–
pins covers the entire range
CC
+ 0.3V. Outside
sn2444589 2444589fs
CC
. The con-
–
pin.