LTC3851 LINER [Linear Technology], LTC3851 Datasheet - Page 23

• Manufacturer Part Number: LTC3851
• Description: Synchronous Step-Down Switching Regulator Controller
• Manufacturer: LINER [Linear Technology]

APPLICATIONS INFORMATION
4. Does the (+) terminal of C
5. Is the INTV
6. Keep the switching node (SW), top gate node (TG) and
PC Board Layout Debugging
It is helpful to use a DC-50MHz current probe to monitor
the current in the inductor while testing the circuit. Monitor
the output switching node (SW pin) to synchronize the
oscilloscope to the internal oscillator and probe the actual
output voltage as well. Check for proper performance over
the operating voltage and current range expected in the
application. The frequency of operation should be main-
tained over the input voltage range down to dropout and
until the output load drops below the low current opera-
tion threshold—typically 10% of the maximum designed
cur rent level in Burst Mode operation.
the topside MOSFET(s) as closely as possible? This
capacitor provides the AC current to the MOSFET(s).
between INTV
MOSFET driver peak currents. An addi tional 1μF ceramic
capacitor placed immediately next to the INTV
GND pins can help improve noise performance.
boost node (BOOST) away from sensitive small-signal
nodes, especially from the voltage and current sensing
feedback pins. All of these nodes have very large and
fast moving signals and therefore should be kept on
the “output side” (Pin 9 to Pin 16) of the LTC3851EGN
and occupy minimum PC trace area.
Figure 10. Kelvin Sensing R
CC
CC
decoupling capacitor connected closely
and GND? This capacitor carries the
HIGH CURRENT PATH
SENSE
+
SENSE
IN
–
connect to the drain of
SENSE
CURRENT SENSE
RESISTOR
(R
SENSE
3851 F10
)
CC
and
The duty cycle percentage should be maintained from cycle
to cycle in a well designed, low noise PCB imple mentation.
Variation in the duty cycle at a subharmonic rate can sug-
gest noise pick-up at the current or voltage sensing inputs
or inadequate loop compensation. Over compensation of
the loop can be used to tame a poor PC layout if regulator
bandwidth optimization is not required.
Reduce V
of the regulator in dropout. Check the operation of the
undervoltage lockout circuit by further lowering V
monitoring the outputs to verify operation.
Investigate whether any problems exist only at higher out-
put currents or only at higher input voltages. If problems
coincide with high input voltages and low output currents,
look for capacitive coupling between the BOOST, SW, TG
and possibly BG connections and the sensitive voltage
and current pins. The capacitor placed across the current
sensing pins needs to be placed immediately adjacent to
the pins of the IC. This capacitor helps to minimize the
effects of differential noise injection due to high frequency
capacitive coupling. If problems are encountered with
high current output loading at lower input voltages, look
for inductive coupling between C
top MOSFET to the sensitive current and voltage sens-
ing traces. In addition, investigate common ground path
voltage pickup between these components and the GND
pin of the IC.
Design Example
As a design example, assume V
(maximum), V
The inductance value is chosen fi rst based on a 30%
ripple current assumption. The highest value of ripple
current occurs at the maximum input voltage. Connect a
160k resistor between the FREQ/PLLFLTR and GND pins,
generating 250kHz op eration. The minimum inductance
for 30% ripple current is:
ΔI
L
=
( )( )
IN
f L
1
from its nominal level to verify operation
OUT
V
OUT
= 1.8V, I
⎛
⎝ ⎜
1
−
V
V
MAX
OUT
IN
IN
⎞
⎠ ⎟
= 5A, and f = 250kHz.
= 12V (nominal), V
IN
, the Schottky and the
LTC3851
IN
IN
23
= 22V
while
3851f