74LVC2G08 Panasonic Semiconductor, 74LVC2G08 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
74LVC2G08
Manufacturer Part Number
74LVC2G08
Description
Dual 2-input AND gate
Manufacturer
Panasonic Semiconductor
Datasheet
1.74LVC2G08.pdf
(15 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74LVC2G08DC
Manufacturer:
ON
Quantity:
2 434
Part Number:
74LVC2G08DC
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC2G08DC+125
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
74LVC2G08DCЈ¬125
Manufacturer:
NXP
Quantity:
9 000
Company:
Part Number:
74LVC2G08DP
Manufacturer:
INFINEON
Quantity:
34 000
Part Number:
74LVC2G08DP
Manufacturer:
PH
Quantity:
20 000
Part Number:
74LVC2G08DP-G
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
74LVC2G08GD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
74LVC2G08GT,115
Manufacturer:
NXP Semiconductors
Quantity:
1 900
Company:
Part Number:
74LVC2G08GTЈ¬115
Manufacturer:
NXP
Quantity:
5 000
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Notes
1. C
2. The condition is V
2004 Sep 15
t
C
C
PHL
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant inputs and outputs for interfacing with 5 V
logic
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 V to 1.95 V)
– JESD8-5 (2.3 V to 2.7 V)
– JESD8B/JESD36 (2.7 V to 3.6 V).
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple packages options
ESD protection:
– HBM EIA/JESD22-A114-B exceeds 2000 V
– MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 C to +85 C and 40 C to +125 C.
I
PD
Dual 2-input AND gate
SYMBOL
24 mA output drive (V
P
f
f
C
V
N = total load switching outputs;
i
o
/t
D
CC
PD
= input frequency in MHz;
L
(C
PLH
= output frequency in MHz;
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts;
PD
V
CC
amb
2
V
propagation delay inputs nA, nB to
outputs nY
input capacitance
power dissipation capacitance per gate
CC
= 25 C; t
f
o
2
) = sum of outputs.
I
f
= GND to V
i
CC
N + (C
r
= t
= 3.0 V)
PARAMETER
f
2.5 ns.
CC
L
.
V
CC
2
f
o
) where:
V
V
V
V
V
V
2
CC
CC
CC
CC
CC
CC
DESCRIPTION
The 74LVC2G08 is a high-performance, low-power,
low-voltage, Si-gate CMOS device and superior to most
advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. This
feature allows the use of these devices as translators in a
mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down
applications using I
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC2G08 provides the 2-input AND gate function.
= 1.8 V; C
= 2.5 V; C
= 2.7 V; C
= 3.3 V; C
= 5.0 V; C
= 3.3 V; notes 1 and 2
D
in W).
CONDITIONS
L
L
L
L
L
= 30 pF; R
= 30 pF; R
= 50 pF; R
= 50 pF; R
= 50 pF; R
off
. The I
L
L
L
L
L
= 1 k
= 500
= 500
= 500
= 500
off
circuitry disables the output,
Product specification
3.2
2.2
2.5
2.1
1.7
2.5
14.4
TYPICAL
74LVC2G08
ns
ns
ns
ns
ns
pF
pF
UNIT