MC68020 Motorola, MC68020 Datasheet - Page 228
![no-image](/images/manufacturer_photos/0/4/459/motorola_sml.jpg)
MC68020
Manufacturer Part Number
MC68020
Description
(MC68020 / MC68EC020) MICROPROCESSORS USERS MANUAL
Manufacturer
Motorola
Datasheet
1.MC68020.pdf
(306 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68020CEH16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020CEH25
Manufacturer:
XILINX
Quantity:
101
Company:
Part Number:
MC68020CEH25E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020CFC16E
Manufacturer:
MOT
Quantity:
190
Part Number:
MC68020CFC16E
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68020CFC20E
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
MC68020CFC25
Manufacturer:
FREESCALE
Quantity:
101
Company:
Part Number:
MC68020EH16E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68020EH20E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68020FC16E
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
8.2.2 Fetch Immediate Effective Address
The fetch immediate effective address table indicates the number of clock periods needed
for the processor to fetch the immediate source operand and calculate and fetch the
specified destination operand. The total number of clock cycles is outside the
parentheses; the number of read, prefetch, and write cycles is given inside the
parentheses as (r/p/w). These cycles are included in the total clock cycle number.
8-14
#<data >.W,Dn
#<data >.L,Dn
#<data >.W,(An)
#<data >.L,(An)
#<data >.W,(An)+
#<data >.L,(An)+
#<data >.W,–(An)
#<data >.L,–(An)
#<data >.W,(bd,An)
#<data >.L,(bd,An)
#<data >.W,xxx.W
#<data >.L,xxx.W
#<data >.W,xxx.L
#<data >.L,xxx.L
#<data >.W,#<data >.B,W
#<data >.L,#<data>.B,W
#<data >.W,#<data >.L
#<data >.L,#(data>.L
#<data >.W,(d 8 ,An,Xn) or (d 8 ,PC,Xn)
#<data >.L,(d 8 ,An,Xn) or (d 8 ,PC,Xn)
#<data >.W,(d 16 ,An,Xn) or (d 16 ,PC,Xn)
#<data >.L,(d 16 ,An,Xn) or (d 16 ,PC,Xn)
#<data >.W,(B)
#<data >.L,(B)
#<data >.W,(bd,PC)
#<data >.L,(bd,PC)
#<data >.W,(d 16 ,B)
#<data >.L,(d 16 ,B)
#<data >.W,(d 32 ,B)
#<data >.L,(d 32 ,B)
#<data >.W,([B],I)
#<data >.L,([B],I)
#<data >.W,([B],I,d 16 )
#<data >.L,([B],I,d 16 )
Address Mode
M68020 USER’S MANUAL
Best Case
10(1/0/0)
11(1/0/0)
10(1/0/0)
11(1/0/0)
10(2/0/0)
11(2/0/0)
12(2/0/0)
0(0/0/0)
1(0/0/0)
3(1/0/0)
3(1/0/0)
4(1/0/0)
5(1/0/0)
3(1/0/0)
4(1/0/0)
3(1/0/0)
4(1/0/0)
3(1/0/0)
4(1/0/0)
3(1/0/0)
4(1/0/0)
0(0/0/0)
1(0/0/0)
0(0/0/0)
1(0/0/0)
4(1/0/0)
5(1/0/0)
4(1/0/0)
5(1/0/0)
4(1/0/0)
5(1/0/0)
6(1/0/0)
7(1/0/0)
9(2/0/0)
Cache Case
11(1/0/0)
11(1/0/0)
11(1/0/0)
15(1/0/0)
17(1/0/0)
11(1/0/0)
13(1/0/0)
15(1/0/0)
17(1/0/0)
14(2/0/0)
16(2/0/0)
16(2/0/0)
18(2/0/0)
2(0/0/0)
4(0/0/0)
4(1/0/0)
4(1/0/0)
6(1/0/0)
8(1/0/0)
5(1/0/0)
7(1/0/0)
5(1/0/0)
7(1/0/0)
5(1/0/0)
7(1/0/0)
6(1/0/0)
8(1/0/0)
4(0/0/0)
6(0/0/0)
6(0/0/0)
8(0/0/0)
9(1/0/0)
9(1/0/0)
9(1/0/0)
Worst Case
MOTOROLA
10(1/2/0)
10(1/2/0)
10(1/2/0)
12(1/2/0)
10(0/2/0)
11(1/2/0)
13(1/2/0)
12(1/2/0)
15(1/2/0)
12(1/1/0)
14(1/2/0)
19(1/3/0)
21(1/3/0)
15(1/2/0)
17(1/2/0)
19(1/3/0)
21(1/3/0)
16(2/2/0)
18(2/2/0)
19(2/2/0)
21(2/2/0)
3(0/1/0)
5(0/1/0)
4(1/1/0)
7(1/1/0)
7(1/1/0)
9(1/1/0)
6(1/1/0)
8(1/1/0)
7(1/1/0)
7(1/1/0)
6(0/2/0)
8(0/2/0)
8(0/2/0)