PI7C21P100NH PERICOM [Pericom Semiconductor Corporation], PI7C21P100NH Datasheet - Page 64
![no-image](/images/no-image-200.jpg)
PI7C21P100NH
Manufacturer Part Number
PI7C21P100NH
Description
2-PORT PCI-X BRIDGE
Manufacturer
PERICOM [Pericom Semiconductor Corporation]
Datasheet
1.PI7C21P100NH.pdf
(77 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PI7C21P100NH
Manufacturer:
PHILIPS
Quantity:
186
Company:
Part Number:
PI7C21P100NHE
Manufacturer:
IDT
Quantity:
1 831
Part Number:
PI7C21P100NHE
Manufacturer:
PERICOM
Quantity:
20 000
8.1.64
MISCELLANEOUS CONTROL REGISTER 2 – OFFSET B8h
BIT
20
19:18
17
16:0
BIT
15
14:10
9
8
7:0
FUNCTION
Private Device Mask 4
RESERVED
Private Device Mask 1
RESERVED
FUNCTION
Short Term Caching
RESERVED
Primary Prefetching
Persistence Control
Secondary Prefetching
Persistence Control
RESERVED
TYPE
RW
RW
RW
TYPE
RO
RW
RW
RW
RW
RO
Page 64 of 77
DESCRIPTION
Private Device Mask 4
0: Rerouting disabled for device 4
1: Block assertion of S_AD[20] for configuration transactions to
device 4 and assert S_AD[31] instead.
Reserved. Returns 00 when read.
Private Device Mask 1
0: Rerouting disabled for device 1
1: Block assertion of S_AD[17] for configuration transactions to
device 1 and assert S_AD[31] instead.
Reserved. Returns 000000000000000000 when read.
DESCRIPTION
Short Term Caching
0: Short term caching is disabled
1: Short term caching is enabled.
Reserved. Returns 00000 when read.
Primary Prefetching Persistence Control
0: PI7C21P100 discontinue prefetching on the secondary bus when
the target disconnects, regardless of how much data has been
buffered
1: PI7C21P100 continues prefetching on the secondary bus despite
target disconnects until either the byte count specified by Primary
Data Buffering Control Register has been prefetched, or the initiator
disconnects.
Secondary Prefetching Persistence Control
0: PI7C21P100 discontinue prefetching on the primary bus when the
target disconnects, regardless of how much data has been buffered
1: PI7C21P100 continues prefetching on the primary bus despite
target disconnects until either the byte count specified by Primary
Data Buffering Control Register has been prefetched, or the initiator
disconnects.
Reserved. Returns 00h when read.
ADVANCE INFORMATION
June 10, 2005 Revision 1.06
2-PORT PCI-X BRIDGE
PI7C21P100