ICS8535AG-21 ICST [Integrated Circuit Systems], ICS8535AG-21 Datasheet
ICS8535AG-21
Available stocks
Related parts for ICS8535AG-21
ICS8535AG-21 Summary of contents
Page 1
Integrated Circuit Systems, Inc ENERAL ESCRIPTION The ICS8535- low skew, high performance ICS 1-to-2 LVCMOS/LVTTL-to-3.3V LVPECL fanout HiPerClockS™ buffer and a member of the HiPerClockS™ fam- ily of High Performance Clock Solutions from ICS. The ICS8535-21 ...
Page 2
Integrated Circuit Systems, Inc ABLE IN ESCRIPTIONS ...
Page 3
Integrated Circuit Systems, Inc ABLE ONTROL NPUT UNCTION ...
Page 4
Integrated Circuit Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, T STG T 4A ABLE OWER ...
Page 5
Integrated Circuit Systems, Inc 3.3V±5%, T ABLE HARACTERISTICS ...
Page 6
Integrated Circuit Systems, Inc. The spectral purity in a band at a specific offset from the fun- damental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise ...
Page 7
Integrated Circuit Systems, Inc. P ARAMETER LVPECL V EE -1.3V ± 0.165V 3. UTPUT OAD EST IRCUIT nQx Qx nQy Qy t sk( UTPUT KEW CLK0, CLK1 nQ0, nQ1 Q0, ...
Page 8
Integrated Circuit Systems, Inc. T LVPECL O ERMINATION FOR UTPUTS The clock layout topology shown below is a typical termina- tion for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance ...
Page 9
Integrated Circuit Systems, Inc CHEMATIC XAMPLE Figure 3 shows a schematic example of the ICS8535-21. The decoupling capacitors should be physically located near the VCC = 3. VEE VCC CLK_EN 2 13 CLK_EN Q0 CLK_SEL ...
Page 10
Integrated Circuit Systems, Inc. This section provides information on power dissipation and junction temperature for the ICS8535-21. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8535-21 is the sum of the core ...
Page 11
Integrated Circuit Systems, Inc. 3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 4. F IGURE T o calculate worst case ...
Page 12
Integrated Circuit Systems, Inc ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in ...
Page 13
Integrated Circuit Systems, Inc ACKAGE UTLINE UFFIX FOR T ABLE R EFERENCE 8535AG-21 LVCMOS/LVTTL- -3.3V LVPECL F TO TSSOP EAD ACKAGE IMENSIONS ...
Page 14
Integrated Circuit Systems, Inc ABLE RDERING NFORMATION ...