CY7C1518AV18 CYPRESS [Cypress Semiconductor], CY7C1518AV18 Datasheet
CY7C1518AV18
Available stocks
Related parts for CY7C1518AV18
CY7C1518AV18 Summary of contents
Page 1
... C and C are not provided. On CY7C1518AV18 and CY7C1520AV18, the burst counter takes in the least significant bit of the external address and bursts two 18-bit words in the case of CY7C1518AV18 and two 36-bit words in the case of CY7C1520AV18 sequentially into or out of the device. Asynchronous inputs include an output impedance matching the input (ZQ) ...
Page 2
... Logic Block Diagram (CY7C1518AV18) Burst A0 Logic (21:0) A Address (21:1) Register LD K CLK K Gen. DOFF V REF Control R/W Logic BWS [1:0] Logic Block Diagram (CY7C1520AV18) Burst A0 Logic (20:0) A Address (20:1) Register LD K CLK K Gen. DOFF V REF Control R/W Logic BWS [3:0] Document Number: 001-06982 Rev. *I Write ...
Page 3
... Performing a TAP Reset ........................................... 11 TAP Registers ........................................................... 11 TAP Instruction Set ................................................... 11 TAP Controller State Diagram ....................................... 13 TAP Controller Block Diagram ...................................... 14 TAP Electrical Characteristics ...................................... 14 Document Number: 001-06982 Rev. *I CY7C1518AV18 CY7C1520AV18 TAP AC Switching Characteristics ............................... 15 TAP Timing and Test Conditions .................................. 15 Identification Register Definitions ................................ 16 Scan Register Sizes ....................................................... 16 Instruction Codes ........................................................... 16 Boundary Scan Order ...
Page 4
... Pin Configuration The following table shows the pin configuration for parts, CY7C1518AV18 and CY7C1520AV18 DQ9 DQ10 DQ11 F NC DQ12 DQ13 H DOFF V V REF DDQ DQ14 L NC DQ15 ...
Page 5
... Address inputs. These address inputs are multiplexed for both read and write operations. Internally, the synchronous device is organized × arrays each × 18) for CY7C1518AV18, and 2 M × arrays each × 36) for CY7C1520AV18. CY7C1518AV18 – the input to the burst counter. These are incremented in a linear fashion internally. ...
Page 6
... V Power supply Power supply inputs to the core of the device Ground Ground for the device Power supply Power supply inputs for the outputs of the device. DDQ Document Number: 001-06982 Rev. *I CY7C1518AV18 CY7C1520AV18 Pin Description Page [+] Feedback ...
Page 7
... Single Clock Mode The CY7C1518AV18 can be used with a single clock that controls both the input and output registers. In this mode, the device recognizes only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/C clocks ...
Page 8
... DDR-I mode (with one cycle latency and a longer access time). For information refer to the application note DLL Considerations in QDRII™/DDRII. Figure 1. Application Example R = 250ohms SRAM#1 ZQ CQ/CQ# LD# R/ CY7C1518AV18 CY7C1520AV18 R = 250ohms SRAM CQ/CQ# A LD# R/ ...
Page 9
... X = “Do not Care,” Logic HIGH Logic LOW, 3. Device powers up deselected with the outputs in a tristate condition CY7C1518AV18 and CY7C1520AV18, “A1” represents address location latched by the devices when transaction was initiated and “A2” represents the addresses sequence in the burst. ...
Page 10
... No data is written into the device during this portion of a write operation. L–H No data is written into the device during this portion of a write operation. represents rising edge. Write Cycle Descriptions table. BWS 0 CY7C1518AV18 CY7C1520AV18 [9, 10] Comments ) are written into [35:0] ) are written into ...
Page 11
... TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state. CY7C1518AV18 CY7C1520AV18 TAP Controller Block Diagram on ) when SS ...
Page 12
... TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins. Document Number: 001-06982 Rev. *I CY7C1518AV18 CY7C1520AV18 PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation ...
Page 13
... The 0/1 next to each state represents the value at TMS at the rising edge of TCK. Document Number: 001-06982 Rev. *I [11] 1 SELECT DR-SCAN 0 1 CAPTURE- SHIFT- EXIT1- PAUSE- EXIT2-DR 1 UPDATE- CY7C1518AV18 CY7C1520AV18 1 SELECT IR-SCAN 0 1 CAPTURE- SHIFT- EXIT1- PAUSE- EXIT2-IR 1 UPDATE- Page ...
Page 14
... TAP Controller Test Conditions I =2 =100 2 100 GND V /2), Undershoot: V (AC) > 1.5 V (Pulse width less than t CYC IL CY7C1518AV18 CY7C1520AV18 Selection TDO Circuitry Min Max Unit 1.4 – V 1.6 – V – 0.4 V – 0.2 V 0.65 × 0.3 V ...
Page 15
... Description [16] Figure 2. TAP Timing and Test Conditions 0 TMSH t TMSS t TDIS t TDIH t TDOV / ns CY7C1518AV18 CY7C1520AV18 Min Max 50 – – – 20 – 5 – 5 – 5 – 5 – 5 – 5 – – – ALL INPUT PULSES ...
Page 16
... Places the bypass register between TDI and TDO. This operation does not affect SRAM operation. Document Number: 001-06982 Rev. *I Value CY7C1518AV18 CY7C1520AV18 000 000 11010100010100100 00000110100 00000110100 1 1 Description CY7C1518AV18 CY7C1520AV18 Description Version number. Defines the type of SRAM. Allows unique identification of SRAM vendor. Indicates the presence register. Bit Size 109 ...
Page 17
... CY7C1518AV18 CY7C1520AV18 Bit # Bump 100 ...
Page 18
... SRAM behavior. To avoid this, provide1024 cycles stable clock to relock to the desired clock frequency. . REF Figure 3. Power-up Waveforms > 1024 Stable clock Stable DDQ Stable (< +/- 0.1V DC per 50ns ) / DDQ Fix High (or tie to V DDQ ) CY7C1518AV18 CY7C1520AV18 . KC Var Start Normal Operation Page [+] Feedback ...
Page 19
... V (Pulse width less than t CYC IL (min) within 200 ms. During this time V < V and /2)/(RQ/5) for values of 175 < RQ < 350 (max whichever is smaller. REF DDQ CY7C1518AV18 CY7C1520AV18 Test Description Conditions Typ Max* Logical 25 °C 320 368 single-bit upsets Logical 25 °C 0 ...
Page 20
... CYC static (× 36) 250 MHz (× 18) (× 36) 200 MHz (× 18) (× 36) 167 MHz (× 18) (× 36) Test Conditions /2), Undershoot: V (AC) > 1.5 V (Pulse width less than t CYC IL CY7C1518AV18 CY7C1520AV18 Min Typ Max Unit – – 940 mA – – 1080 – – 860 – ...
Page 21
... V REF V 0. REF OUTPUT Device 0. Under ZQ Test RQ = 250 INCLUDING JIG AND (b) SCOPE / I and load capacitance shown in ( CY7C1518AV18 CY7C1520AV18 Max Unit = 1.5 V 5.5 pF DDQ 8 165-ball FBGA Unit Package 16.3 °C/W 2.1 °C/W [25] ALL INPUT PULSES 1.25 V 0.75 V Slew Rate = 2 V/ 250 ...
Page 22
... BWS ) 2 3 0.3 – 0.3 – and load capacitance shown in ( the time that the power is supplied above V min initially before a read or write operation can be initiated. DD CY7C1518AV18 CY7C1520AV18 250 MHz 200 MHz 167 MHz Unit 1 – 1 – 1 – ms 4.0 8.4 5.0 8.4 6.0 8.4 ns 1.6 – ...
Page 23
... An input jitter of 200 ps (t KHKH 21. Transition is measured 100 mV from steady-state voltage. Figure 4 on page and t less than t . CLZ CHZ CO CY7C1518AV18 CY7C1520AV18 250 MHz 200 MHz 167 MHz – 0.45 – 0.45 – 0.50 – –0.45 – ...
Page 24
... Q00 Q01 Q10 Q11 D20 t CQDOH t CHZ t DOH t CQD CCQO t CQOH t CCQO CY7C1518AV18 CY7C1520AV18 [32, 33, 34] READ D21 D30 Q40 Q41 D31 t KHKH t CYC t CQH t CQHCQH DON’T CARE UNDEFINED Page ...
Page 25
... Ordering Information The CY7C1518AV18 and CY7C1520AV18 key package features and ordering codes are listed below. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at Cypress maintains a worldwide network of offices, solution centers, manufacturer’ ...
Page 26
... SEATING PLANE C Document Number: 001-06982 Rev. *I Figure 6. 165-ball FBGA (15 × 17 × 1.4 mm 0.15(4X) CY7C1518AV18 CY7C1520AV18 BOTTOM VIEW PIN 1 CORNER Ø0. Ø0. +0.14 Ø0.50 (165X) -0. ...
Page 27
... TAP test access port TCK test clock TDI test data in TDO test data out TMS test mode select Document Number: 001-06982 Rev. *I CY7C1518AV18 CY7C1520AV18 Document Conventions Units of Measure Symbol Unit of Measure °C degree Celcius k kilo ohms MHz Mega Hertz µ ...
Page 28
... Document History Page Document Title: CY7C1518AV18/CY7C1520AV18, 72-Mbit DDR-II SRAM Two-Word Burst Architecture Document Number: 001-06982 Orig. of Submission Revision ECN Change ** 433241 NXR *A 462002 NXR *B 503690 VKN *C 1523443 VKN/AESA *D 2509299 VKN/AESA *E 2880098 VKN/AESA *F 2957481 VKN 06/21/2010 *G 3067398 NJY *H 3088678 NJY 11/17/2010 *I 3263570 ...
Page 29
... Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-06982 Rev. *I All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc Revised May 23, 2011 CY7C1518AV18 CY7C1520AV18 PSoC Solutions psoc.cypress.com/solutions PSoC 1 | ...