CAT93C66 CATALYST [Catalyst Semiconductor], CAT93C66 Datasheet - Page 7

no-image

CAT93C66

Manufacturer Part Number
CAT93C66
Description
4-Kb Microwire Serial CMOS EEPROM
Manufacturer
CATALYST [Catalyst Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT93C66J-26490
Manufacturer:
LT
Quantity:
103
Part Number:
CAT93C66J-TE13
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT93C66KI
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT93C66LI-G
Manufacturer:
NEC/TOKIN
Quantity:
12 000
Part Number:
CAT93C66LI-G
Manufacturer:
ON Semiconductor
Quantity:
1 853
Part Number:
CAT93C66LIG
Manufacturer:
ON
Quantity:
7 126
Part Number:
CAT93C66P
Manufacturer:
CSI
Quantity:
3 033
Part Number:
CAT93C66S
Manufacturer:
CATALYST
Quantity:
1 490
Part Number:
CAT93C66S
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT93C66S-26490T13
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT93C66S-26627T
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT93C66SA-26547T
Manufacturer:
CATALYST
Quantity:
2 000
Write
After receiving a WRITE command (Figure 4), address
and the data, the CS (Chip Select) pin must be
deselected for a minimum of t
CS will start the self clocking clear and data store cycle
of the memory location specified in the instruction. The
clocking of the SK pin is not necessary after the device
has entered the self clocking mode. The ready/busy
status of the CAT93C66 can be determined by
selecting the device and polling the DO pin. Since this
device features Auto-Clear before write, it is NOT
necessary to erase a memory location before it is
written into.
Figure 3. EWEN/EWDS Instruction Timing
Figure 4. Write Instruction Timing
Figure 5. Erase Instruction Timing
© 2007 Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
SK
CS
DO
SK
CS
DI
DI
DO
CS
SK
DI
1
1
1
0
0
1
0
CSMIN
1
* ENABLE = 11
1
DISABLE = 00
A N
. The falling edge of
*
A N
A N-1
A N-1
HIGH-Z
HIGH-Z
A 0
D N
7
A 0
Erase
Upon receiving an ERASE command and address,
the CS (Chip Select) pin must be deasserted for a
minimum of t
will start the self clocking clear cycle of the selected
memory location. The clocking of the SK pin is not
necessary after the device has entered the self
clocking mode. The ready/ busy status of the
CAT93C66 can be determined by selecting the device
and polling the DO pin. Once cleared, the content of a
cleared location returns to a logical “1” state.
D 0
t SV
t SV
CSMIN
t EW
t EW
t CSMIN
STATUS VERIFY
STANDBY
STATUS
VERIFY
t CS
BUSY
BUSY
(Figure 5). The falling edge of CS
READY
READY
HIGH-Z
STANDBY
STANDBY
t HZ
t HZ
HIGH-Z
CAT93C66
Doc. No. 1089 Rev. P

Related parts for CAT93C66