ISL70001SRHF INTERSIL [Intersil Corporation], ISL70001SRHF Datasheet - Page 3

• Manufacturer Part Number: ISL70001SRHF
• Description: Rad Hard and SEE Hard 6A Synchronous Buck Regulator
• Manufacturer: INTERSIL [Intersil Corporation]

Pin Configuration
Pin Descriptions
1, 2, 27, 28, 29, 30,
4, 5, 24, 25, 32, 33,
34, 35, 42, 43, 44,
37, 38, 39, 40, 47,
3, 26, 31, 36, 41,
PIN NUMBER
48
46
45
10
11
6
7
8
9
PIN NAME
PGOOD
PGNDx
PVINx
SYNC
M/S
ZAP
TDO
LXx
TDI
3
PGOOD
DGND
DGND
AGND
AGND
DVDD
DVDD
TDO
ZAP
These pins are the power grounds associated with the corresponding internal power blocks. Connect these pins
directly to the ground plane. These pins should also connect to the negative terminals of the input and output
capacitors. Locate the input and output capacitors as close as possible to the IC.
These pins are the outputs of the corresponding internal power blocks and should be connected to the output
filter inductor. Internally, these pins are connected to the synchronous MOSFET power switches. To minimize
voltage undershoot, it is recommended that a Schottky diode be connected from these pins to PGNDx. The
Schottky diode should be located as close as possible to the IC.
These pins are the power supply inputs to the corresponding internal power blocks. These pins must be
connected to a common power supply rail, which must fall in the range of 3V to 5.5V. Bypass these pins directly
to PGNDx with ceramic capacitors located as close as possible to the IC.
This pin is the synchronization I/O for the IC. When configured as an output (Master Mode), this pin drives the
SYNC input of another ISL70001SEH. When configured as an input (Slave Mode), this pin accepts the SYNC
output from another ISL70001SEH or an external clock. Synchronization of the slave unit is 180° out-of-phase
with respect to the master unit. If synchronizing to an external clock, the clock must be SEE hardened and the
frequency must be within the range of 1MHz ±20%.
This pin is the Master/Slave input for selecting the direction of the bi-directional SYNC pin. For SYNC = Output
(Master Mode), connect this pin to DVDD. For SYNC = Input (Slave Mode), connect this pin to DGND.
This pin is a trim input and is used to adjust various internal circuitry. Connect this pin to DGND.
This pin is the test data input of the internal BIT circuitry. Connect this pin to DGND.
This pin is the test data output of the internal BIT circuitry. Connect this pin to DGND.
This pin is the power-good output. This pin is an open drain logic output that is pulled to DGND when the output
voltage is outside a ±11% typical regulation window. This pin can be pulled up to any voltage from 0V to 5.5V,
independent of the supply voltage. A nominal 1kΩ to 10kΩ pull-up resistor is recommended. Bypass this pin
to DGND with a 10nF ceramic capacitor to mitigate SEE.
M/S
TDI
SS
7
8
9
10
11
12
13
14
15
16
17
18
19 20 21 22
6
5
ISL70001SEH
4
3
ISL70001SEH
(48 LD CQFP)
23
TOP VIEW
2
24
1
25
48
26
47
27
46
28
45
29
DESCRIPTION
44
30
43
42
41
40
39
38
37
36
35
34
33
32
31
PVIN3
LX3
PGND3
PGND3
PGND4
PGND4
LX4
PVIN4
PVIN4
PVIN5
PVIN5
LX5
November 30, 2011
FN7956.0