Z8932320AEC ZILOG [Zilog, Inc.], Z8932320AEC Datasheet - Page 43

no-image

Z8932320AEC

Manufacturer Part Number
Z8932320AEC
Description
16-BIT DIGITAL SIGNAL PROCESSORS WITH A/D CONVERTER
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet
ZiLOG
GENERAL-PURPOSE COUNTER/TIMER (C/T2)
This versatile16-bit C/T offers multiple uses, including
Sleep Mode Wake-up. It can be clocked with the slow
32 kHz crystal clock (CLKI), while the DSP and other pe-
ripheral functions operate at a higher frequency generated
by the PLL. Also included is an independent long duration
timer.
GPT is a 16-bit down counter that holds the current C/T val-
ue. It can be read like any other ordinary register. GPTL and
GPT share the same address, Bank14/EXT0. A write to
GPTL reloads GPT, causing the C/T to be retriggered.
When C/T2 underflows, it is reloaded with the most recent
value written to GPTL. If the C/T2 interrupt is enabled, at
underflow an interrupt is generated. The counting operation
of the counter can be disabled. The C/T clock source can
be selected to be CLKI, UI2, or the system clock divided
DS000202-DSP0599
System Clock
CLKI
UI2
2
MUX
Figure 37. Counter/Timer2 Block Diagram
15
15
GPTL–Bank14/EXT0 Write
GPT–Bank14/EXT0 (Read)
16-Bit Down Counter
Timer Load Register
by 2. When the C/T2 output is enabled, it drives the TMO2
pin.
Bank 15/EXT2 is the control register for C/T2, and for I/O
Ports 2 and 3. Refer to the I/O Ports section, page 33, for a
description of the I/O port bit allocation.
D15
16-Bit Digital Signal Processors with A/D Converter
0
0
1
1
D13
Table 22. C/T2 Bits D15 and D13
0
1
0
1
TMR
C/T2 Clock
SYSCLK ÷ 2
(default)
UI2
CLKI
CLKI
0
0
MUX
Z89223/273/323/373
Sleep/Wake-Up
Mode
n/a
n/a
Disabled
Enabled
TMO2
Sleep Mode
Wake-Up
43

Related parts for Z8932320AEC