EP1K100 ETC [List of Unclassifed Manufacturers], EP1K100 Datasheet - Page 59

no-image

EP1K100

Manufacturer Part Number
EP1K100
Description
Programmable Logic Device Family
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K100C208-3N
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP1K100EFI484-2
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1K100F484-2N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP1K100FC256
Manufacturer:
LINEAR
Quantity:
423
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
298
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
313
Part Number:
EP1K100FC256-1
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1
Manufacturer:
ALTERA
0
Company:
Part Number:
EP1K100FC256-1
Quantity:
17
Part Number:
EP1K100FC256-1N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
0
Altera Corporation
Notes to tables:
(1)
(2)
(3)
(4)
t
t
t
t
t
t
t
t
t
t
t
t
DRR
INSU
INH
OUTCO
PCISU
PCIH
PCICO
INSUBIDIR
INHBIDIR
OUTCOBIDIR
XZBIDIR
ZXBIDIR
Table 27. External Reference Timing Parameters
Table 28. External Timing Parameters
Table 29. External Bidirectional Timing Parameters
Symbol
Symbol
Symbol
External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative
subset of signal paths is tested to approximate typical device applications.
Contact Altera Applications for test circuit specifications and test conditions.
These timing parameters are sample-tested only.
This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local
Bus Specification, Revision 2.2.
Register-to-register delay via four LEs, three row interconnects, and four local
interconnects
Setup time with global clock at IOE register
Hold time with global clock at IOE register
Clock-to-output delay with global clock at IOE register
Setup time with global clock for registers used in PCI designs
Hold time with global clock for registers used in PCI designs
Clock-to-output delay with global clock for registers used in PCI designs
Setup time for bidirectional pins with global clock at same-row or same-
column LE register
Hold time for bidirectional pins with global clock at same-row or same-column
LE register
Clock-to-output delay for bidirectional pins with global clock at IOE register
Synchronous IOE output buffer disable delay
Synchronous IOE output buffer enable delay, slow slew rate = off
Tables 27
and their symbols.
through
Parameter
Parameter
Parameter
29
ACEX 1K Programmable Logic Device Family Data Sheet
describe the ACEX 1K external timing parameters
Note (1)
Note (3)
(2)
(3)
(3)
(3)
(3),
(3),
(3),
CI = 35 pF
CI = 35 pF
CI = 35 pF
Conditions
Conditions
Conditions
(4)
(4)
(4)
59
13

Related parts for EP1K100