EPF10K100E ALTERA [Altera Corporation], EPF10K100E Datasheet - Page 18
![no-image](/images/no-image-200.jpg)
EPF10K100E
Manufacturer Part Number
EPF10K100E
Description
Embedded Programmable Logic Device
Manufacturer
ALTERA [Altera Corporation]
Datasheet
1.EPF10K100E.pdf
(100 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K100EBC356
Manufacturer:
ALTERA
Quantity:
57
Company:
Part Number:
EPF10K100EBC356-1
Manufacturer:
ALTERA
Quantity:
846
Company:
Part Number:
EPF10K100EBC356-2
Manufacturer:
ALTERA
Quantity:
591
Part Number:
EPF10K100EBC356-2
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EPF10K100EBC356-2N
Manufacturer:
ALTERA
Quantity:
3 000
Company:
Part Number:
EPF10K100EBC356-3
Manufacturer:
ALTERA
Quantity:
63
Part Number:
EPF10K100EBC356-3
Manufacturer:
ALTERA
Quantity:
20 000
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
18
The programmable flipflop in the LE can be configured for D, T, JK, or SR
operation. The clock, clear, and preset control signals on the flipflop can
be driven by global signals, general-purpose I/O pins, or any internal
logic. For combinatorial functions, the flipflop is bypassed and the output
of the LUT drives the output of the LE.
The LE has two outputs that drive the interconnect: one drives the local
interconnect and the other drives either the row or column FastTrack
Interconnect routing structure. The two outputs can be controlled
independently. For example, the LUT can drive one output while the
register drives the other output. This feature, called register packing, can
improve LE utilization because the register and the LUT can be used for
unrelated functions.
The FLEX 10KE architecture provides two types of dedicated high-speed
data paths that connect adjacent LEs without using local interconnect
paths: carry chains and cascade chains. The carry chain supports
high-speed counters and adders and the cascade chain implements
wide-input functions with minimum delay. Carry and cascade chains
connect all LEs in a LAB as well as all LABs in the same row. Intensive use
of carry and cascade chains can reduce routing flexibility. Therefore, the
use of these chains should be limited to speed-critical portions of a design.
Carry Chain
The carry chain provides a very fast (as low as 0.2 ns) carry-forward
function between LEs. The carry-in signal from a lower-order bit drives
forward into the higher-order bit via the carry chain, and feeds into both
the LUT and the next portion of the carry chain. This feature allows the
FLEX 10KE architecture to implement high-speed counters, adders, and
comparators of arbitrary width efficiently. Carry chain logic can be
created automatically by the Altera Compiler during design processing,
or manually by the designer during design entry. Parameterized functions
such as LPM and DesignWare functions automatically take advantage of
carry chains.
Carry chains longer than eight LEs are automatically implemented by
linking LABs together. For enhanced fitting, a long carry chain skips
alternate LABs in a row. A carry chain longer than one LAB skips either
from even-numbered LAB to even-numbered LAB, or from odd-
numbered LAB to odd-numbered LAB. For example, the last LE of the
first LAB in a row carries to the first LE of the third LAB in the row. The
carry chain does not cross the EAB at the middle of the row. For instance,
in the EPF10K50E device, the carry chain stops at the eighteenth LAB and
a new one begins at the nineteenth LAB.
Altera Corporation