EP1AGX ALTERA [Altera Corporation], EP1AGX Datasheet - Page 81
![no-image](/images/no-image-200.jpg)
EP1AGX
Manufacturer Part Number
EP1AGX
Description
Section I. Arria GX Device Data Sheet
Manufacturer
ALTERA [Altera Corporation]
Datasheet
1.EP1AGX.pdf
(234 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
672
Company:
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA10
Quantity:
60
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1AGX20CF780C6N
Manufacturer:
ALTERA31
Quantity:
135
Chapter 2: Arria GX Architecture
PLLs and Clock Networks
Figure 2–63. Global and Regional Clock Connections from Corner Clock Pins and Fast PLL Outputs
Note to
(1) The GCLK or RCLK in a fast PLL's quadrant can drive the fast PLL input. A dedicated clock input pin or other PLL must drive the global or regional
Table 2–19. Global and Regional Clock Connections from Left Side Clock Pins and Fast PLL Outputs (Part 1 of 2)
© December 2009 Altera Corporation
Clock Pins
CLK0p
CLK1p
CLK2p
CLK3p
Drivers from Internal Logic
GCLKDRV0
GCLKDRV1
GCLKDRV2
GCLKDRV3
RCLKDRV0
RCLKDRV1
RCLKDRV2
RCLKDRV3
RCLKDRV4
RCLKDRV5
RCLKDRV6
Clock Network Connectivity
Left Side Global & Regional
source. The source cannot be driven by internally generated logic before driving the fast PLL.
Figure
2–63:
PLL 7
PLL 8
Fast
Fast
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
C0
C1
C2
C3
C0
C1
C2
C3
v
v
—
—
v
v
—
—
—
—
—
—
—
—
—
RCLK0
RCLK4
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
RCLK1
RCLK5
RCLK2
RCLK6
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
RCLK3
RCLK7
v
—
—
—
—
—
—
—
v
—
—
—
v
—
—
GCLK0
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
GCLK1
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
GCLK2
—
—
—
v
—
—
—
—
—
—
—
v
—
—
—
GCLK3
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
Arria GX Device Handbook, Volume 1
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
(Note 1)
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
v
v
—
—
—
—
—
—
—
—
—
—
—
—
—
2–75