XC4VFX20 XILINX [Xilinx, Inc], XC4VFX20 Datasheet - Page 39

no-image

XC4VFX20

Manufacturer Part Number
XC4VFX20
Description
DC and Switching Characteristics
Manufacturer
XILINX [Xilinx, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX20 FF672 10C
Manufacturer:
XILINX
Quantity:
10
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XILINX
Quantity:
7
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FF672CES2
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FF672I
Manufacturer:
XILINX
Quantity:
50
Part Number:
XC4VFX20-10FF672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX20-10FF672I
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FF672I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FF672I-ES4M
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC4VFX20-10FF672I-ES4M
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FF672I-ES4M
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FFG67214012
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Table 47: Input Clock Tolerances
DS302 (v3.2) April 10, 2008
Product Specification
Notes:
1.
2.
3.
4.
5.
6.
Duty Cycle Input Tolerance (in %)
Input Clock Cycle-Cycle Jitter (Low Frequency Mode)
Input Clock Cycle-Cycle Jitter (High Frequency Mode)
Input Clock Period Jitter (Low Frequency Mode)
Input Clock Period Jitter (High Frequency Mode)
Feedback Clock Path Delay Variation
CLKIN_PSCLK_PULSE_RANGE_1
CLKIN_PSCLK_PULSE_RANGE_1_50
CLKIN_PSCLK_PULSE_RANGE_50_100
CLKIN_PSCLK_PULSE_RANGE_100_200
CLKIN_PSCLK_PULSE_RANGE_200_400
CLKIN_PSCLK_PULSE_RANGE_400
CLKIN_CYC_JITT_DLL_LF
CLKIN_CYC_JITT_FX_LF
CLKIN_CYC_JITT_DLL_HF
CLKIN_CYC_JITT_FX_HF
CLKIN_PER_JITT_DLL_LF
CLKIN_PER_JITT_FX_LF
CLKIN_PER_JITT_DLL_HF
CLKIN_PER_JITT_FX_HF
CLKFB_DELAY_VAR_EXT
For boundary frequencies, use the more restrictive specifications.
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
If both DLL and DFS outputs are used, follow the more restrictive specifications.
The DCM must be reset if the clock input clock stops for more than 100 ms.
These values also apply when using both DLL and DFS outputs.
R
Symbol
PSCLK only
PSCLK and CLKIN
CLKIN (using DLL outputs)
CLKIN (using DFS outputs)
CLKIN (using DLL outputs)
CLKIN (using DFS outputs)
CLKIN (using DLL outputs)
CLKIN (using DFS outputs)
CLKIN (using DLL outputs)
CLKIN (using DFS outputs)
CLKFB off-chip feedback
www.xilinx.com
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
Description
(2,5,6)
(2,5,6)
(2,5,6)
(2,5,6)
(3)
(3)
(3)
(3)
100 – 200 MHz
200 – 400 MHz
50 – 100 MHz
±300
±300
±150
±150
±1.0
±1.0
±1.0
±1.0
±1.0
1 – 50 MHz
-12
Frequency
> 400 MHz
< 1 MHz
Range
Speed Grade
±300
±300
±150
±150
±1.0
±1.0
±1.0
±1.0
±1.0
-11
(1)
(1)
(1)
(1)
25 - 75
25 - 75
30 - 70
40 - 60
45 - 55
45 - 55
Value
±1.15
±1.15
±1.15
±1.15
±1.15
±345
±345
±173
±173
-10
Units
ps
ps
ps
ps
ns
ns
ns
ns
ns
%
%
%
%
%
%
39

Related parts for XC4VFX20