XC2VP4 XILINX [Xilinx, Inc], XC2VP4 Datasheet - Page 96

no-image

XC2VP4

Manufacturer Part Number
XC2VP4
Description
Virtex-II Pro and Virtex-II Pro X Platform FPGAs
Manufacturer
XILINX [Xilinx, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP4 FG256 4I
Manufacturer:
XILINX
0
Part Number:
XC2VP4 FG456
Manufacturer:
MAXIM
Quantity:
262
Part Number:
XC2VP4 FG456
Manufacturer:
XILINX
0
Part Number:
XC2VP4 FGG256FAI
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-3FF672C
Manufacturer:
XILINX
0
Part Number:
XC2VP4-4FF672C
Manufacturer:
XILINX
0
Part Number:
XC2VP4-4FF672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2VP4-4FFG672C
Manufacturer:
XILINX
0
Part Number:
XC2VP4-4FG256C
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-4FG256I
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC2VP4-4FGG256C
Manufacturer:
XILINX
Quantity:
1 034
Part Number:
XC2VP4-4FGG256I
Manufacturer:
XILINX
Quantity:
5
IOB Output Switching Characteristics
Output delays terminating at a pad are specified for LVCMOS25 with 12 mA drive and fast slew rate. For other standards,
adjust the delays with the values shown in
Table 34: IOB Output Switching Characteristics
DS083 (v4.7) November 5, 2007
Product Specification
Notes:
1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
2. The 3-state turn-off delays should not be adjusted.
Propagation Delays
3-State Delays
Sequential Delays
Setup and Hold Times Before/After Clock CLK
Set/Reset Delays
O input to Pad
O input to Pad via transparent latch
T input to Pad high-impedance
T input to valid data on Pad
T input to Pad high-impedance via
transparent latch
T input to valid data on Pad via transparent latch
GTS to Pad high-impedance
Clock CLK to Pad
Clock CLK to Pad high-impedance (synchronous)
Clock CLK to valid data on Pad (synchronous)
O input
OCE input
SR input (OFF)
3–State Setup Times, T input
3-State Setup Times, TCE input
3-State Setup Times, SR input (TFF)
Minimum Pulse Width, SR inputs (asynchronous)
SR input to Pad (asynchronous)
SR input to Pad high-impedance (asynchronous)
SR input to valid data on Pad (asynchronous)
GSR to Pad
if a “0” is listed, there is no positive hold time.
R
(2)
Description
(2)
(2)
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
IOB Output Switching Characteristics Standard
(2)
(2)
T
T
T
T
www.xilinx.com
IOOCECK
IOSRCKO
IOSRCKT
IOTCECK
T
T
IOOCK
IOTCK
T
T
Symbol
T
T
T
T
T
T
T
T
T
IOTLPON
IOTLPHZ
T
IOGSRQ
T
IOCKON
T
IOSRON
IOCKHZ
IOSRHZ
T
IOCKP
IOSRP
IOOLP
IOTHZ
IOOP
IOTP
RPW
GTS
/T
/T
/T
/T
/T
/T
IOCKO
IOCKOCE
IOCKOSR
IOCKT
IOCKTCE
IOCKTSR
0.23/ 0.12
0.39/ 0.01
0.52/ 0.00
0.23/ 0.12
0.39/ 0.01
0.52/ 0.00
1.58
1.65
1.23
1.51
1.08
1.56
4.11
1.59
1.39
1.67
0.37
2.33
1.97
2.24
5.87
-7
Speed Grade
0.26/ 0.14
0.44/ 0.01
0.57/ 0.00
0.26/ 0.14
0.44/ 0.01
0.57/ 0.00
1.68
1.82
1.35
1.63
1.22
1.69
4.73
1.76
1.55
1.82
0.40
2.56
2.16
2.44
6.75
Adjustments.
-6
0.29/ 0.15
0.49/ 0.01
0.75/ 0.00
0.29/ 0.15
0.49/ 0.01
0.75/ 0.00
1.85
1.99
1.51
1.78
1.36
1.85
5.20
1.93
1.73
2.00
0.45
2.83
2.41
2.69
7.43
-5
Module 3 of 4
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
Units
25

Related parts for XC2VP4