CY8C54 CYPRESS [Cypress Semiconductor], CY8C54 Datasheet - Page 41
![no-image](/images/no-image-200.jpg)
CY8C54
Manufacturer Part Number
CY8C54
Description
Programmable System-on-Chip (PSoC)
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CY8C54.pdf
(93 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY8C5466AXI-064
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY8C5467AXI-011
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY8C5467AXI-LP108
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY8C5468AXI-018
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C5468LTI-LP026
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
7.4.1 I/O Port Routing
There are a total of 20 DSI routes to a typical 8-bit I/O port, 16
for data and four for drive strength control.
When an I/O pin is connected to the routing, there are two
primary connections available, an input and an output. In
conjunction with drive strength control, this can implement a
bidirectional I/O pin. A data output signal has the option to be
single synchronized (pipelined) and a data input signal has the
option to be double synchronized. The synchronization clock is
the system clock (see
are synchronized as this is required if the CPU interacts with the
signal or any signal derived from it. Asynchronous inputs have
rare uses. An example of this is a feed through of combinational
PLD logic from input pins to output pins.
Figure 7-15. I/O Pin Synchronization Routing
Figure 7-16. I/O Pin Output Connectivity
Document Number: 001-55036 Rev. *A
DO
DI
PIN 0
DO
8 IO Data Output Connections from the
UDB Array Digital System Interface
PIN1
DO
PIN2
DO
Figure
PIN3
DO
6-1). Normally all inputs from pins
Port i
PIN4
DO
PIN5
DO
PRELIMINARY
PIN6
DO
PIN7
DO
There are four more DSI connections to a given I/O port to
implement dynamic output enable control of pins. This connec-
tivity gives a range of options, from fully ganged 8-bits controlled
by one signal, to up to four individually controlled pins. The
output enable signal is useful for creating tri-state bidirectional
pins and buses.
Figure 7-17. I/O Pin Output Enable Connectivity
7.5 CAN
The CAN peripheral is a fully functional Controller Area Network
(CAN) supporting communication baud rates up to 1 Mbps. The
CAN controller implements the CAN2.0A and CAN2.0B specifi-
cations as defined in the Bosch specification and conforms to the
ISO-11898-1 standard. The CAN protocol was originally
designed for automotive applications with a focus on a high level
of fault detection. This ensures high communication reliability at
a low cost. Because of its success in automotive applications,
CAN is used as a standard communication protocol for motion
oriented machine control networks (CANOpen) and factory
automation applications (DeviceNet). The CAN controller
features allow the efficient implementation of higher level
protocols without affecting the performance of the microcon-
troller CPU. Full configuration support is provided in PSoC
Creator.
4 IO Control Signal Connections from
UDB Array Digital System Interface
PIN 0
OE
PSoC
PIN1
OE
®
5: CY8C54 Family Data Sheet
PIN2
OE
PIN3
OE
Port i
PIN4
OE
PIN5
OE
PIN6
OE
Page 41 of 93
PIN7
OE
[+] Feedback