AT83C5122_08 ATMEL [ATMEL Corporation], AT83C5122_08 Datasheet - Page 175

no-image

AT83C5122_08

Manufacturer Part Number
AT83C5122_08
Description
C51 Microcontroller with USB and Smart Card Reader Interfaces
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
Watchdog Timer
4202F–SCR–07/2008
RESET
The AT83R5122, AT8xC5122/23 microcontrollers contain a powerfull programmable
hardware Watchdog Timer (WDT) that automatically resets the chip if its software fails
to reset the WDT before the selected time interval has elapsed. It permits large timeout
ranking from 4ms to 524ms @
This WDT consist of a 14-bit counter plus a 7-bit programmable counter, a Watchdog
Timer reset register (WDTRST) and a Watchdog Timer programmation (WDTPRG) reg-
ister. When exiting the reset, the WDT is, by default, disabled. To activate the WDT, the
user has to write the sequence 1EH and E1H into WDRST register. When the Watchdog
Timer is enabled, it will increment every machine cycle while the oscillator is running
and there is no way to disable the WDT except through reset (either hardware reset or
WDT overflow reset). When WDT overflows, it will generate an output RESET pulse at
the RST pin. The RESET pulse duration is 96xT
best use of the WDT, it should be serviced in those sections of code that will periodically
be executed within the time required to prevent a WDT reset.
The WDT is controlled by two registers (WDTRST and WDTPRG).
Figure 107. Watchdog Timer
F
CK_WD
-
-
-
WDTRST
WDTPRG
-
14-bit COUNTER
Enable
-
2
F
CK_WD
1
AT83R5122, AT8xC5122/23
= 24 MHz / X2
0
WR
Control
Decoder
OSC
, where T
7 - bit COUNTER
Outputs
OSC
=1/F
OSC
. To make the
RESET
175

Related parts for AT83C5122_08