M95128-W STMICROELECTRONICS [STMicroelectronics], M95128-W Datasheet - Page 21

• Manufacturer Part Number: M95128-W
• Description: 128 Kbit serial SPI bus EEPROM with high speed clock
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

M95128, M95128-W, M95128-R
5.5
Read from Memory Array (READ)
As shown in
Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data
Input (D). The address is loaded into an internal address register, and the byte of data at
that address is shifted out, on Serial Data Output (Q).
If Chip Select (S) continues to be driven Low, the internal address register is automatically
incremented, and the byte of data at the new address is shifted out.
When the highest address is reached, the address counter rolls over to zero, allowing the
Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a
single READ instruction.
The Read cycle is terminated by driving Chip Select (S) High. The rising edge of the Chip
Select (S) signal can occur at any time during the cycle.
The first byte addressed can be any byte within any page.
The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.
Figure 9.
1. The most significant address bits (b15, b14) are Don’t Care.
S
C
D
Q
Figure
Read from Memory Array (READ) sequence
0
1
High Impedance
2
Instruction
9, to send this instruction to the device, Chip Select (S) is first driven
3
4
5
6
7
MSB
15
8
14 13
9 10
16-Bit Address
3
20 21 22 23 24 25 26 27
2
1
0
MSB
7
6
5
Data Out 1
4
3
28 29 30
2
1
Instructions
0
31
7
AI01793D
Data Out 2
21/44