M95128-MN3TP/P STMICROELECTRONICS [STMicroelectronics], M95128-MN3TP/P Datasheet - Page 24

• Manufacturer Part Number: M95128-MN3TP/P
• Description: 128 Kbit serial SPI bus EEPROM with high speed clock
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

Connecting to the SPI bus
7.1
24/44
In applications where the bus master might enter a state where all inputs/outputs SPI bus
would be in high impedance at the same time (for example, if the bus master is reset during
the transmission of an instruction), the clock line (C) must be connected to an external pull-
down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low
(while the S line is pulled high): this will ensure that S and C do not become high at the
same time, and so, that the t
SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
●
●
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in
bus master is in Stand-by mode and not transferring data:
●
●
Figure 13. SPI modes supported
CPOL
0
1
CPOL=0, CPHA=0
CPOL=1, CPHA=1
C remains at 0 for (CPOL=0, CPHA=0)
C remains at 1 for (CPOL=1, CPHA=1)
CPHA
0
1
D
Q
C
C
MSB
SHCH
Doc ID 5798 Rev 13
requirement is met. The typical value of R is 100 k.
Figure
13, is the clock polarity when the
M95128, M95128-W, M95128-R
MSB
AI01438B