CY62256VNLL CYPRESS [Cypress Semiconductor], CY62256VNLL Datasheet - Page 6

no-image

CY62256VNLL

Manufacturer Part Number
CY62256VNLL
Description
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62256VNLL-7
Manufacturer:
CY
Quantity:
1
Part Number:
CY62256VNLL-70SNXI
Manufacturer:
CYPRESS
Quantity:
3 520
Part Number:
CY62256VNLL-70SNXI
Manufacturer:
CYPRESS
Quantity:
63
Part Number:
CY62256VNLL-70SNXI
Manufacturer:
HP
Quantity:
131
Part Number:
CY62256VNLL-70SNXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY62256VNLL-70ZRX1
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY62256VNLL-70ZRXI
Manufacturer:
CYPRESS
Quantity:
1 292
Part Number:
CY62256VNLL-70ZRXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY62256VNLL-70ZXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY62256VNLL-70ZXCT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Switching Characteristics
Over the Operating Range
Document Number: 001-06512 Rev. *D
Read Cycle
t
t
t
t
t
t
t
t
t
t
t
Write Cycle
t
t
t
t
t
t
t
t
t
t
Notes
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
WC
SCE
AW
HA
SA
PWE
SD
HD
HZWE
LZWE
9. Test conditions assume signal transition time of 5 ns or less timing reference levels of V
10. At any given temperature and voltage condition, t
11. t
12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate
13. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t
and 100-pF load capacitance.
a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
HZOE
V
CE
CC
, t
HZCE
Parameter
[12, 13]
, and t
HZWE
are specified with C
[9]
Read cycle time
Address to data valid
Data hold from address change
CE LOW to data valid
OE LOW to data valid
OE LOW to low Z
OE HIGH to high Z
CE LOW to low Z
CE HIGH to high Z
CE LOW to power up
CE HIGH to power down
Write cycle time
CE LOW to write end
Address setup to write end
Address hold from write end
Address setup to write start
WE pulse width
Data setup to write end
Data hold from write end
WE LOW to high Z
WE HIGH to low Z
L
t
CDR
= 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
1.8 V
HZCE
Figure 2. Data Retention Waveform
is less than t
[10]
[10]
[10]
[10, 11]
[10, 11]
[10, 11]
Description
DATA RETENTION MODE
LZCE
, t
HZOE
V
DR
is less than t
> 1.4 V
CC
/2, input pulse levels of 0 to V
HZWE
LZOE
and t
, and t
SD
.
HZWE
is less than t
1.8 V
Min
70
10
10
70
60
60
50
30
10
5
0
0
0
0
t
R
CY62256VN-70
CC
, and output loading of the specified I
LZWE
for any given device.
Max
70
70
35
25
25
70
25
CY62256VN
Page 6 of 14
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
OL
/I
OH
[+] Feedback

Related parts for CY62256VNLL