CY62256VNLL CYPRESS [Cypress Semiconductor], CY62256VNLL Datasheet - Page 8

• Manufacturer Part Number: CY62256VNLL
• Manufacturer: CYPRESS [Cypress Semiconductor]

Switching Waveforms
Notes
Document Number: 001-06512 Rev. *D
21. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can
22. Data I/O is high impedance if OE = V
23. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state.
24. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t
25. During this period, the I/Os are in output state and input signals should not be applied.
ADDRESS
ADDRESS
terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
DATA I/O
DATA I/O
CE
WE
CE
WE
t
SA
NOTE 25
(continued)
Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW)
IH
.
Figure 6. Write Cycle No. 2 (CE Controlled)
t
HZWE
t
SA
t
t
AW
AW
t
WC
t
WC
DATA
DATA
t
HZWE
SCE
t
SD
t
SD
IN
and t
IN
VALID
VALID
SD
[21, 22, 23]
.
[23, 24]
t
HD
t
t
HA
t
LZWE
HA
t
HD
CY62256VN
Page 8 of 14
[+] Feedback