HIP6019B_05 INTERSIL [Intersil Corporation], HIP6019B_05 Datasheet - Page 7

• Manufacturer Part Number: HIP6019B_05
• Description: Advanced Dual PWM and Dual Linear Power Control
• Manufacturer: INTERSIL [Intersil Corporation]

Description
Operation
The HIP6019B monitors and precisely controls 4 output
voltage levels (Refer to Figures 1, 2, and 3). It is designed
for microprocessor computer applications with 5V power and
12V bias input from a PS2 or ATX power supply. The IC has
2 PWM controllers, a linear controller, and a linear regulator.
The first PWM controller (PWM1) is designed to regulate the
microprocessor core voltage (V
drives 2 MOSFETs (Q1 and Q2) in a synchronous-rectified
buck converter configuration and regulates the core voltage
to a level programmed by the 5-bit digital-to-analog
converter (DAC). The second PWM controller (PWM2) is
designed to regulate the I/O voltage (V
controller drives a MOSFET (Q3) in a standard buck
converter configuration and regulates the I/O voltage to a
resistor programmable level between 3.0 and 3.5V
integrated linear regulator supplies the 2.5V clock generator
power (V
MOSFET (Q4) to supply the GTL bus power (V
Initialization
The HIP6019B automatically initializes upon receipt of input
power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the input supply voltages. The POR monitors the
bias voltage (+12V
voltage (+5V
OCSET1 is equal to +5V
over-current protection). The POR function initiates soft-start
operation after both input supply voltages exceed their POR
thresholds.
Soft-Start
The POR function initiates the soft-start sequence. Initially,
the voltage on the SS pin rapidly increases to approximately
1V (this minimizes the soft-start interval). Then an internal
11µA current source charges an external capacitor (C
the SS pin to 4V. The PWM error amplifier reference inputs
(+ terminal) and outputs (COMP1 and COMP2 pins) are
clamped to a level proportional to the SS pin voltage. As the
SS pin voltage ramps from 1V to 4V, the output clamp allows
generation of PHASE pulses of increasing width that charge
the output capacitor(s). After this initial stage, the reference
input clamp slows the output voltage rate-of-rise and
provides a smooth transition to the final set voltage.
Additionally, both linear regulator’s reference inputs are
clamped to a voltage proportional to the SS pin voltage. This
method provides a rapid and controlled output voltage rise.
Figure 6 shows the soft-start sequence for the typical
application. At T0 the SS voltage rapidly increases to
approximately 1V. At T1, the SS pin and error amplifier output
voltage reach the valley of the oscillator’s triangle wave. The
oscillator’s triangular waveform is compared to the clamped
error amplifier output voltage. As the SS pin voltage
OUT4
IN
). The linear controller drives an external
) at the OCSET1 pin. The normal level on
IN
) at the VCC pin and the 5V input
IN
less a fixed voltage drop (see
7
OUT1
). PWM1 controller
OUT2
). PWM2
OUT3
DC
).
SS
. An
) on
HIP6019B
increases, the pulse-width on the PHASE pin increases. The
interval of increasing pulse-width continues until each output
reaches sufficient voltage to transfer control to the input
reference clamp. If we consider the 3.3V output (V
Figure 6, this time occurs at T2. During the interval between
T2 and T3, the error amplifier reference ramps to the final
value and the converter regulates the output to a voltage
proportional to the SS pin voltage. At T3 the input clamp
voltage exceeds the reference voltage and the output voltage
is in regulation.
The remaining outputs are also programmed to follow the
SS pin voltage. Each linear output (V
initially follows the 3.3V output (V
reaches sufficient voltage the input reference clamp slows
the rate of output voltage rise. The PGOOD signal toggles
‘high’ when all output voltage levels have exceeded their
under-voltage levels. See the Soft-Start Interval section
under Applications Guidelines for a procedure to determine
the soft-start interval.
Fault Protection
All four outputs are monitored and protected against extreme
overload. A sustained overload on any linear regulator
output or an over-voltage on the PWM outputs disables all
converters and drives the FAULT/RT pin to VCC.
Figure 7 shows a simplified schematic of the fault logic. An
over-voltage detected on either VSEN1 or VSEN2
immediately sets the fault latch. A sequence of three over-
current fault signals also sets the fault latch. A comparator
0V
0V
0V
VOLTAGES
(0.5V/DIV)
OUTPUT
T0
T1
SOFT-START
FIGURE 6. SOFT-START INTERVAL
PGOOD
(2V/DIV)
(1V/DIV)
T2
TIME
OUT2
OUT3
). When each output
and V
V
OUT1
V
V
V
OUT2
OUT4
OUT3
OUT4
OUT2
(DAC = 2V)
April 13, 2005
( = 3.3V)
( = 1.5V)
( = 2.5V)
T3
FN4587.1
)
) in