M30280F6HP RENESAS [Renesas Technology Corp], M30280F6HP Datasheet - Page 60

• Manufacturer Part Number: M30280F6HP
• Description: 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES
• Manufacturer: RENESAS [Renesas Technology Corp]

R
R
M
e
E
1
. v
J
6
0
5.5.2 Limitations on Stop Mode
5.5.3 Limitations on WAIT Instruction
C
2
9
The low voltage detection interrupt is immediately generated and the microcomputer exits stop mode if
the CM10 bit in the CM1 register is set to “1” under the conditions below.
• the VC27 bit in the VCR2 register is set to “1” (low voltage detection circuit enabled)
• the D40 bit in the D4INT register is set to “1” (low voltage detection interrupt enabled)
• the D41 bit in the D4INT register is set to “1” (low voltage detection interrupt is used to exit stop mode)
• the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is “1”)
If the microcomputer is set to enter stop mode when the voltage applied to the VCC pin drops below
Vdet4 and to exit stop mode when the voltage applied rises to Vdet4 or above, set the CM10 bit to “1”
when VC13 bit is “0” (VCC < Vdet4).
The low voltage detection interrupt is immediately generated and the microcomputer exits wait mode If
WAIT instruction is executed under the conditions below.
• the CM02 bit in the CM0 register is set to “1” (stop peripheral function clock)
• the VC27 bit in the VCR2 register is set to “1” (low voltage detection circuit enabled)
• the D40 bit in the D4INT register is set to “1” (low voltage detection interrupt enabled)
• the D41 bit in the D4INT register is set to “1” (low voltage detection interrupt is used to exit wait mode)
• the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is “1”)
If the microcomputer is set to enter wait mode when the voltage applied to the VCC pin drops below Vdet4
and to exit wait mode when the voltage applied rises to Vdet4 or above, perform WAIT instruction when
VC13 bit is “0” (VCC < Vdet4).
0 .
2 /
B
0
0
8
0
4
G
J
7
a
o r
0 -
. n
u
2
3
0
p
, 1
0
(
M
2
0
1
0
6
7
C
2 /
, 8
page 40
M
1
6
C
f o
2 /
8
3
) B
8
5
5. Reset