LF3330QC15 LODEV [LOGIC Devices Incorporated], LF3330QC15 Datasheet - Page 6

• Manufacturer Part Number: LF3330QC15
• Description: Vertical Digital Image Filter
• Manufacturer: LODEV [LOGIC Devices Incorporated]

DEVICES INCORPORATED
3 set to “0”. Any LF3330s cascaded
after the first LF3330 should have
Bit 0 of Configuration Register 3 set
to “1”. When not cascading, Bit 0 of
Configuration Register 3 should be
set to “0”.
It is important to note that the first
multiplier on all cascaded devices
should not be used. This is because
the first multiplier does not have a
line buffer in front of it. The coeffi-
cient value sent to the first multi-
plier on a cascaded device should be
“0”.
Rounding
The filter output may be rounded by
adding the contents of one of the
sixteen round registers to the filter
output (see Figure 4). Each round
register is 32 bits wide and user-
F
F
CF
IGURE
IGURE
CLK
11-0
LD
CF
W1: Configuration Register loaded with new data on this rising clock edge.
W2: Select Register loaded with new data on this rising clock edge.
W3: Round Register loaded with new data on this rising clock edge.
W4: Limit Register loaded with new data on this rising clock edge.
CLK
11-0
LD
6. C
7. C
W1: Coefficient Set 1 written to coefficient banks during this clock cycle.
W2: Coefficient Set 2 written to coefficient banks during this clock cycle.
W3: Coefficient Set 3 written to coefficient banks during this clock cycle.
ADDR
OEFFICIENT
ONFIGURATION
CONFIG REG
1
ADDR
DATA
1
1
COEFFICIENT SET 1
W1
ADDR
COEF
B
SELECT REG
ANK
/C
2
0
ONTROL
DATA
L
OADING
1
W2
ADDR
programmable. This allows the filter’s
output to be rounded to any precision
required. Since any 32-bit value may
be programmed into the round
registers, the device can support
complex rounding algorithms as well
as standard half-LSB rounding. RSL
determines which of the sixteen round
registers are used in the rounding
operation. A value of 0 on RSL
selects round register 0. A value of 1
selects round register 1 and so on.
RSL
cycle if desired. This allows the
rounding algorithm to be changed
every clock cycle. This is useful when
filtering interleaved data. If rounding
is not desired, a round register should
be loaded with 0 and selected as the
register used for rounding. Round
register loading is discussed in the
LF Interface
COEF
R
3
EGISTER
3-0
S
7
DATA
EQUENCE
may be changed every clock
ROUND REGISTER
ADDR
1
W1
DATA
2
COEFFICIENT SET 2
TM
L
COEF
OADING
section.
2
DATA
0
6
3
S
W3
DATA
EQUENCE
4
COEF
ADDR
3-0
7
4
ADDR
DATA
3-0
W2
LIMIT REGISTER
3
Vertical Digital Image Filter
COEFFICIENT SET 3
1
Output Select
The word width of the filter output
is 32 bits. However, only 16 bits
may be sent to DOUT
circuitry determines which 16 bits
are passed (see Table 1). There are
sixteen select registers which control
the select circuitry. Each select
register is 5 bits wide and user-
programmable. RSL
which of the sixteen select registers
are used in the select circuitry.
Select register 0 is chosen by loading
a 0 on RSL
chosen by loading a 1 on RSL
so on. RSL
clock cycle if desired. This allows
the 16-bit window to be changed
every clock cycle. This is useful
when filtering interleaved data.
Select register loading is discussed
in the LF Interface
COEF
DATA
Video Imaging Products
0
2
DATA
3
3-0
3-0
DATA
COEF
. Select register 1 is
may be changed every
4
7
W4
TM
3-0
section.
15-0
W3
11/08/2001–LDS.3330-M
determines
. The select
LF3330
3-0
and