EN5367QI ENPIRION [Enpirion, Inc.], EN5367QI Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
EN5367QI
Manufacturer Part Number
EN5367QI
Description
6A Synchronous Highly Integrated DC-DC PowerSoC
Manufacturer
ENPIRION [Enpirion, Inc.]
Datasheet
1.EN5367QI.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
©Enpirion 2012 all rights reserved, E&OE
07013
PIN
33
34
35
36
38
39
41
43
44
46
47
55
NAME
ENABLE
EAOUT
BGND
AGND
PGND
BTMP
VDDB
SYNC
AVIN
POK
VFB
SS
Low side of the flying capacitor that drives the high-side FET gate. Connect to PG using a
0.1µF capacitor.
Regulated voltage used for internal control circuitry. Decouple with a 0.1µF capacitor to
BGND.
Internal GND for VDDB. Connect to VDDB using a 0.1µF capacitor. Do not tie to any grounds
on the PCB.
A clocked input to this pin will synchronize the internal switching frequency to the external
signal. If the SYNC function is not to be used, this pin has to be grounded. Do not float this pin
or tie it to a static high voltage.
Input Enable. Applying a logic high enables the output and initiates a soft-start. Applying a
logic low disables the output.
Power OK is an open drain transistor used for power system state indication. POK is logic
high when VOUT is within -10% of VOUT nominal.
Optional Error Amplifier output. Allows for customization of the control loop.
Soft-Start node. The soft-start capacitor is connected between this pin and AGND. The value
of this capacitor determines the startup time.
External Feedback Input. The feedback loop is closed through this pin. A voltage divider at
VOUT is used to set the output voltage. The midpoint of the divider is connected to VFB. A
phase lead capacitor from this pin to VOUT is also required to stabilize the loop.
Analog Ground. This is the Ground return for the controller. Needs to be connected to the
GND plane using a via right next to the pin.
Input power supply for the controller. Needs to be decoupled to AGND with a 0.1µF capacitor
and connected to the input voltage at a quiet point through a 10Ω resistor.
Not a perimeter pin. Device thermal pad to be connected to the system GND plane for heat
sinking purposes through a matrix of vias.
Enpirion Confidential
October 25, 2012
FUNCTION
www.enpirion.com, Page 3
EN5367QI
Rev: C