CDK2307AILP64X CADEKA [Cadeka Microcircuits LLC.], CDK2307AILP64X Datasheet - Page 3

• Manufacturer Part Number: CDK2307AILP64X
• Description: Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
• Manufacturer: CADEKA [Cadeka Microcircuits LLC.]

Data Sheet
Pin Assignments (Continued)
©2009 CADEKA Microcircuits LLC
24, 41, 58
25, 40, 57
Pin No.
60, 61
62, 63
19
20
21
22
26
27
28
29
30
31
32
33
34
35
36
37
38
39
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
59
CM_EXTBC_1,
CM_EXTBC_0
CLK_EXT_EN
Pin Name
SLP_N_1,
CLK_EXT
SLP_N_0
ORNG_1
ORNG_0
OE_N_1
OE_N_0
DFRMT
D1_10
D1_11
D1_12
D0_10
D0_11
D0_12
OVDD
PD_N
OVSS
D1_0
D1_1
D1_2
D1_3
D1_4
D1_5
D1_6
D1_7
D1_8
D1_9
D0_0
D0_1
D0_2
D0_3
D0_4
D0_5
D0_6
D0_7
D0_8
D0_9
Description
CLK_EXT signal enabled when low (zero). Tristate when high.
Data format selection. 0: Offset Binary, 1: Two's Complement
Full chip Power Down mode when Low. All digital outputs reset to zero. After chip power up,
always apply Power Down mode before using Active Mode to reset chip.
Output Enable Channel 0. Tristate when high.
I/O ring post-driver supply voltage. Voltage range 1.7V to 3.6V.
Ground for I/O ring
Output Data Channel 1 (LSB, 13-bit output or 1V
Output Data Channel 1 (LSB, 12-bit output 2V
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1
Output Data Channel 1 (MSB for 1V
Output Data Channel 1 (MSB for 2V
Out of Range flag Channel 1. High when input signal is out of range
Output clock signal for data synchronization. CMOS levels.
Output Data Channel 0 (LSB, 13 bit output or 1Vpp full scale range)
Output Data Channel 0 (LSB, 12 bit output 2Vpp full scale range)
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0
Output Data Channel 0 (MSB for 1V
Output Data Channel 0 (MSB for 2V
Out of Range flag Channel 0. High when input signal is out of range.
Output Enable Channel 0. Tristate when low.
Bias control bits for the buffer driving pin CM_EXT
00: Off
10: 500uA
Sleep Mode
00: Sleep Mode
10: Channel 1 active
10: 50uA
11: 1mA
01: Channel 0 active
11: Both channels active
pp
pp
pp
pp
full scale range, see Reference Voltages section)
full scale range)
full scale range, see Reference Voltages section)
full scale range)
pp
full scale range)
pp
full scale range )
www.cadeka.com
3