SAB80C517A-N18 Siemens Semiconductor Group, SAB80C517A-N18 Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/6/607/siemens_semiconductor_group_sml.jpg)
SAB80C517A-N18
Manufacturer Part Number
SAB80C517A-N18
Description
8-Bit CMOS Single-Chip Microcontroller
Manufacturer
Siemens Semiconductor Group
Datasheet
1.SAB80C517A-N18.pdf
(77 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAB80C517A-N18
Manufacturer:
INFINEON
Quantity:
47
Company:
Part Number:
SAB80C517A-N18
Manufacturer:
INF
Quantity:
5 510
Company:
Part Number:
SAB80C517A-N18
Manufacturer:
IDT
Quantity:
5 510
Company:
Part Number:
SAB80C517A-N18-T3
Manufacturer:
SIEMENS
Quantity:
5 510
Control of XRAM in the SAB 80C517A
There are two control bits in register SYSCON which control the use and the bus operation
during accesses to the additional On-Chip RAM (XRAM).
Special Function Register SYSCON
Addr. 0B1
Bit
XMAP0
XMAP1
Reset value of SYSCON is xxxx xx01B.
The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM).
If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external
bus. In this case the SAB 80C517A does not use the additional On-Chip RAM and is compatible
with the types without XRAM.
Semiconductor Group
H
—
Function
Global enable/disable bit for XRAM memory.
XMAP0 = 0: The access to XRAM (= On-Chip XDATA memory) is en-
abled.
XMAP0 = 1: The access to XRAM is disabled. All MOVX accesses are per-
formed by the external bus (reset state).
Control bit for RD/WR signals during accesses to XRAM; this bit has no
effect if XRAM is disabled (XMAP0 = 1) or if addresses exceeding the
XRAM address range are used for MOVX accesses.
XMAP1 = 0: The signals RD and WR are not activated during accesses
to XRAM.
XMAP1 = 1: The signals RD and WR are activated during accesses to
XRAM.
—
—
—
22
—
—
SAB 80C517A/83C517A-5
XMAP1 XMAP0 SYSCON
1994-05-01