M306V2 Mitsubishi, M306V2 Datasheet - Page 143

no-image

M306V2

Manufacturer Part Number
M306V2
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
Manufacturer
Mitsubishi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M306V2EEFP
Manufacturer:
SHARP
Quantity:
102
Part Number:
M306V2EEFP
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M306V2ME-179FP
Manufacturer:
RENESAS
Quantity:
66
Part Number:
M306V2ME-202FP
Manufacturer:
MITSUBISHI
Quantity:
198
Part Number:
M306V2ME-207
Manufacturer:
OREN
Quantity:
92
Part Number:
M306V2ME-207
Manufacturer:
MIT
Quantity:
1 000
Part Number:
M306V2ME-207
Manufacturer:
MIT
Quantity:
20 000
Part Number:
M306V2ME-207FP
Manufacturer:
RENESAS
Quantity:
380
Company:
Part Number:
M306V2ME-212FP
Quantity:
2 830
Rev. 1.0
Fig. 2.11.42 START condition generation timing diagram
Fig. 2.11.43 STOP condition generation timing diagram
Table 2.11.13 START condition/STOP condition generation timing table
Note: Absolute time at BCLK = 10 MHz. The value in parentheses denotes the number of BCLK cycles.
Setup time
Hold time
Set/reset time for BB flag
(7) START condition generation method
(8) STOP condition generation method
When the ESO bit of the I
to set the MST, TRX and BB bits to “1.” A START condition will then be generated. After that, the bit
counter becomes “000
BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to
Figure 2.11.42 for the START condition generation timing diagram, and Table 2.11.13 for the START
condition/STOP condition generation timing table.
When the ESO bit of the I
for setting the MST bit and the TRX bit to “1” and the BB bit to “0”. A STOP condition will then be
generated. The STOP condition generation timing and the BB flag reset timing are different in the
standard clock mode and the high-speed clock mode. Refer to Figure 2.11.43 for the STOP condition
generation timing diagram, and Table 2.11.13 for the START condition/STOP condition generation
timing table.
Item
I
2
I
C i s t a t u s r e g i s t e r w r i t e s i g n a l
2
C i s t a t u s r e g i s t e r w r i t e s i g n a l
2
” and an SCL for 1 byte is output. The START condition generation timing and
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
2
2
Ci control register is “1,” execute a write instruction to the I
Ci control register is “1,” execute a write instruction to the I
5.35 s (53.5 cycles)
4.9 s (49 cycles)
3.75 s (37.5 cycles)
B B f l a g
B B f l a g
S D A
S C L
S D A
Standard Clock Mode
S C L
S e t u p
t i m e
S e t u p
t i m e
S e t t i m e f o r
H o l d t i m e
B B f l a g
R e s e t t i m e
H o l d t i m e
B B f l a g
f o r
and ON-SCREEN DISPLAY CONTROLLER
1.85 s (18.5 cycles)
2.4 s (24 cycles)
0.85 s (8.5 cycles)
MITSUBISHI MICROCOMPUTERS
High-speed Clock Mode
M306V2ME-XXXFP
M306V2EEFP
2
2
Ci status register
Ci status register
143

Related parts for M306V2