GAL16VP8B-15LJ Lattice Semiconductor, GAL16VP8B-15LJ Datasheet
GAL16VP8B-15LJ
Related parts for GAL16VP8B-15LJ
GAL16VP8B-15LJ Summary of contents
Page 1
... GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified. Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. ...
Page 2
... Icc (mA Part Number Description GAL16VP8B Device Name Speed (ns Low Power Power Ordering # 115 GAL16VP8B-15LP 115 GAL16VP8B-15LJ 115 GAL16VP8B-25LP 115 GAL16VP8B-25LJ _ XXXXXXXX Specifications GAL16VP8 Package 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC Grade ...
Page 3
Output Logic Macrocell (OLMC) The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accom- plished by development software/hardware and is completely trans- parent to the user. There are three global OLMC ...
Page 4
Registered Mode In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions. All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered ...
Page 5
Registered Mode Logic Diagram 1 0 0000 0224 0256 0480 2 0512 0736 3 0768 0992 4 1024 1248 6 1280 1504 7 1536 1760 8 1792 2016 9 64-USER ELECTRONIC SIGNATURE FUSES 2056, 2055, .... Byte7 Byte6 .... MSB ...
Page 6
Complex Mode In the Complex mode, macrocells are configured as output only or I/O functions six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer ...
Page 7
Complex Mode Logic Diagram 1 0 0000 0224 0256 0480 2 0512 0736 3 0768 0992 4 1024 1248 6 1280 1504 7 1536 1760 8 1792 2016 9 64-USER ELECTRONIC SIGNATURE FUSES 2056, 2055, .... Byte7 Byte6 .... MSB ...
Page 8
Simple Mode In the Simple mode, macrocells are configured as dedicated inputs or as dedicated, always active, combinatorial outputs. All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each ...
Page 9
Simple Mode Logic Diagram 1 0 0000 0224 0256 0480 2 0512 0736 3 0768 0992 4 1024 1248 6 1280 1504 7 1536 1760 8 1792 2016 9 64-USER ELECTRONIC SIGNATURE FUSES 2056, 2055, .... Byte7 Byte6 .... MSB ...
Page 10
Absolute Maximum Ratings Supply voltage V ........................................ –.5 to +7V CC Input voltage applied .......................... –2 Off-state output voltage applied ......... –2 Storage Temperature ................................ –65 to 150 C Ambient Temperature with Power Applied ........................................... –55 ...
Page 11
AC Switching Characteristics TEST DESCRIPTION PARAMETER COND Input or I/O to Combinational Output Clock to Output Delay — Clock to Feedback Delay t su — Setup Time, Input or ...
Page 12
Switching Waveforms INPUT or I/O FEEDBACK COMBINATIONAL OUTPUT Combinatorial Output INPUT or I/O FEEDBACK t dis COMBINATIONAL OUTPUT Input or I/O to Output Enable/Disable t wh CLK f 1/ max (w/o fb) Clock Width Specifications GAL16VP8 INPUT or I/O FEEDBACK ...
Page 13
Descriptions CLK LOGIC REGISTER ARRAY max with External Feedback 1/( f Note: max with external feedback is calculated t t from measured su and co. LOGIC REGISTER ARRAY max ...
Page 14
... GAL16VP8 input buffers have active pull-ups within their input structure result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all un- used inputs and tri-stated I/O pins for both devices be connected to another active input GND ...
Page 15
Power-Up Reset INTERNAL REGISTER Q - OUTPUT FEEDBACK/EXTERNAL OUTPUT REGISTER Circuitry within the GAL16VP8 provides a reset signal to all reg- isters during power-up. All internal registers will have their Q out- t puts set low after a specified time ...
Page 16
Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc 1.2 PT H->L 1.1 PT L->H 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 PT H->L 1.2 PT L->H 1.1 1 0.9 ...
Page 17
Typical AC and DC Characteristic Diagrams Vol vs Iol 0.5 0.4 0.3 0.2 0.1 0 0.00 20.00 40.00 60.00 Iol (mA) Normalized Icc vs Vcc 1.20 1.10 1.00 0.90 0.80 4.50 4.75 5.00 5.25 Supply Voltage (V) Delta Icc vs ...