A29L800 AMIC Technology, A29L800 Datasheet - Page 35

no-image

A29L800

Manufacturer Part Number
A29L800
Description
1M X 8 Bit / 512K X 16 Bit CMOS 3.0 Volt-only/ Boot Sector Flash Memory
Manufacturer
AMIC Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A29L800AC1V-70F
Manufacturer:
AMS
Quantity:
20 000
Part Number:
A29L800ATV-70F
Manufacturer:
INTERSIL
Quantity:
100
Part Number:
A29L800ATV-70F
Manufacturer:
AMIC
Quantity:
10 790
Part Number:
A29L800ATV-70F
Manufacturer:
AMIC
Quantity:
20 000
Company:
Part Number:
A29L800ATV-70F
Quantity:
43
Company:
Part Number:
A29L800ATV-70F
Quantity:
43
Company:
Part Number:
A29L800ATV070
Quantity:
20
Company:
Part Number:
A29L800ATV070
Quantity:
20
Company:
Part Number:
A29L800AUG-70UF
Quantity:
20
Part Number:
A29L800AUV-70F
Manufacturer:
AMIC
Quantity:
5 000
Part Number:
A29L800AUV-70F
Manufacturer:
AMIC
Quantity:
10 000
Part Number:
A29L800AUV-70F
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29L800AUV-70IF
Manufacturer:
AMIC
Quantity:
10 790
Part Number:
A29L800AUV-70IF
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A29L800AUV-70IF
Manufacturer:
TAMIC
Quantity:
20 000
Part Number:
A29L800TG-70
Manufacturer:
AMIC
Quantity:
1 029
Part Number:
A29L800TG-70F
Manufacturer:
AMIC
Quantity:
1 159
Notes:
1. Typical program and erase times assume the following conditions: 25 C, 3.0V VCC, 10,000 cycles. Additionally,
2. Under worst case conditions of 90 C, VCC = 2.7V, 100,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See
6. The device has a guaranteed minimum erase and program cycle endurance of 10,000 cycles.
Timing Waveforms for Alternate CE Controlled Write Operation
Erase and Programming Performance
PRELIMINARY
Sector Erase Time
Chip Erase Time
Byte Programming Time
Word Programming Time
Chip Programming Time
(Note 3)
programming typically assumes checkerboard pattern.
program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only
then does the device set I/O
Table 5 for further information on command definitions.
Addresses
Note :
1. PA = Program Address, PD = Program Data, SA = Sector Address, I/O
2. Figure indicates the last two bus cycles of the command sequence.
RESET
RY/BY
Data
WE
OE
CE
t
RH
Parameter
(September, 2002, Version 0.2)
t
WS
555 for program
2AA for erase
A0 for program
55 for erase
t
WC
Word Mode
Byte Mode
5
= 1. See the section on I/O
t
t
CP
DS
PA for program
SA for sector erase
555 for chip erase
t
t
t
DH
WH
CPH
t
AS
Typ. (Note 1)
PD for program
30 for sector erase
10 for chip erase
1.0
7.2
35
35
12
11
t
AH
t
BUSY
5
for further information.
35
7
Max. (Note 2)
= Complement of Data Input, D
Data Polling
t
WHWH1 or 2
21.6
300
500
33
8
PA
Unit
sec
sec
sec
sec
I/O
s
s
7
AMIC Technology, Inc.
OUT
Excludes 00h programming
prior to erasure
Excludes system-level
overhead (Note 5)
= Array Data.
D
A29L800 Series
OUT
Comments

Related parts for A29L800