27C010 Fairchild, 27C010 Datasheet - Page 4
27C010
Manufacturer Part Number
27C010
Description
1 /048 /576-Bit (128K x 8) High Performance CMOS EPROM
Manufacturer
Fairchild
Datasheet
1.27C010.pdf
(10 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
27C010
Manufacturer:
CISCO
Quantity:
3 480
Part Number:
27C010
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
27C010-10
Manufacturer:
ST
Quantity:
3 000
Company:
Part Number:
27C010-12DMB
Manufacturer:
a
Quantity:
20
Company:
Part Number:
27C010-15
Manufacturer:
AD
Quantity:
5 530
Company:
Part Number:
27C010-70DC
Manufacturer:
AMD
Quantity:
4 130
AC Test Conditions
Output Load
Input Rise and Fall Times
Input Pulse Levels
Timing Measurement Reference Level
AC Waveforms
Note 1: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of
the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect device reliability.
Note 2: This parameter is only sampled and is not 100% tested.
Note 3: OE may be delayed up to t
Note 4: The t
High to TRI-STATE
Low to TRI-STATE, the measured V
Note 5: TRI-STATE may be attained using OE or CE.
Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 F ceramic capacitor be used on every device
between V
Note 7: The outputs must be restricted to V
Note 8: 1 TTL Gate: I
C
Note 9: V
Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.
Programming Characteristics
L
: 100 pF includes fixture capacitance.
Symbol
Inputs
Outputs
t
t
t
t
t
t
OES
t
t
t
t
CES
VPS
VCS
DH
PW
AS
DS
AH
DF
CC
PP
and GND.
may be connected to V
DF
and t
®
, the measured V
ADDRESS
CF
OL
Address Setup Time
OE Setup Time
CE Setup Time
Data Setup Time
V
V
Address Hold Time
Data Hold Time
Output Enable to Output Float Delay
Program Pulse Width
OUTPUT
compare level is determined as follows:
= 1.6 mA, I
PP
CC
Setup Time
Setup Time
CE
OE
(Note 6), (Note 7), and (Note 9)
1 TTL Gate and C
ACC
OL1
OH
CC
0.8V
2V
2V
0.8V
2V
0.8V
2V
0.8V
OH1
= -400 A.
except during programming.
(DC) + 0.10V.
- t
Parameter
(DC) - 0.10V;
OE
CC
after the falling edge of CE without impacting t
+ 1.0V to avoid latch-up and device damage.
L
Hi-Z
= 100 pF (Note 8)
(Note 3)
(Note 11), (Note 12), (Note 13), and (Note 14)
t
0.45V to 2.4V
ACC
0.8V and 2V
0.8V and 2V
Address Valid
t
CE
(Note 3)
t
5 ns
OE
OE = V
CE = V
4
ACC
Valid Output
Conditions
.
IL
IH
Min
45
1
1
1
1
1
1
0
1
0
t
OH
(Note 4, 5)
(Note 4, 5)
t
t
CF
DF
Typ
50
Hi-Z
Max
105
60
www.fairchildsemi.com
DS010798-4
Units
ns
s
s
s
s
s
s
s
s
s