AS7C33128PFD32B-133TQCN ALSC [Alliance Semiconductor Corporation], AS7C33128PFD32B-133TQCN Datasheet - Page 11

• Manufacturer Part Number: AS7C33128PFD32B-133TQCN
• Description: 3.3V 128K X 32/36 pipeline burst synchronous SRAM
• Manufacturer: ALSC [Alliance Semiconductor Corporation]

Key to switching waveforms
Timing waveform of read cycle
Note: Ý = XOR when LBO = high/no connect; Ý = ADD when LBO = low. BW[a:d] is don’t care.
*Outputs are disabled within two clk cycles after DSEL command
GWE, BWE
1/31/05; v.1.1
CE0, CE2
Address
ADSC
ADSP
ADV
Dout
CLK
CE1
OE
t
ADSPS
t
Rising input
CSS
t
AS
A1
t
ADVS
t
t
Q(A1)
t
CSH
Read
t
AH
ADSPH
WS
t
LZOE
t
ADSCS
Suspend
Q(A1)
Read
t
t
t
WH
ADVH
OE
A2
Q(A1)
Q(A2)
Read
t
ADSCH
Falling input
t
Q(A 2Ý01 )
HZOE
Alliance Semiconductor
Burst
Read
t
t
CH
OH
Q(A2)
Q(A 2Ý10 )
LOAD NEW ADDRESS
Burst
Read
Q(A2Ý01)
t
CD
t
t
Q(A 2Ý10 )
Suspend
CYC
CL
ADV inserts wait states
Read
don’t care
®
Q(A 2Ý11 )
Q(A2Ý10)
Burst
Read
A3
Q(A3)
Read
Q(A2Ý11)
Q(A 3Ý01 )
Read
Burst
Q(A3)
Undefined
Q(A 3Ý10 )
Burst
Read
AS7C33128PFD32B
AS7C33128PFD36B
Q(A3Ý01)
Q(A 3Ý11 )
Burst
Read
Q(A3Ý10)
t
HZC
DSEL*
P. 11 of 19