LTM4606 LINER [Linear Technology], LTM4606 Datasheet - Page 7

no-image

LTM4606

Manufacturer Part Number
LTM4606
Description
Ultralow EMI 28VIN, 6A DC/DC ?Module
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTM4606EV
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTM4606EV#PBF
Manufacturer:
LT
Quantity:
1 165
Part Number:
LTM4606EV#PBF
Manufacturer:
LIMEAR
Quantity:
138
Part Number:
LTM4606EV#PBF
Manufacturer:
LINEAR
Quantity:
20 000
Part Number:
LTM4606EV#PBF
0
Part Number:
LTM4606EY#PBF
Manufacturer:
LT
Quantity:
218
Part Number:
LTM4606EY#PBF
Manufacturer:
LINEAR
Quantity:
20 000
Part Number:
LTM4606IV#PBF
Manufacturer:
LT
Quantity:
900
Part Number:
LTM4606IV#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTM4606IY#PBF
Manufacturer:
LT
Quantity:
218
Part Number:
LTM4606V
Manufacturer:
LINEAR/凌特
Quantity:
20 000
PIN FUNCTIONS
V
tween these pins and PGND pins. Recommend placing
input decoupling capacitance directly between V
and PGND pins.
V
between these pins and PGND pins. Recommend placing
output decoupling capacitance directly between these pins
and PGND pins (see fi gure below).
PGND (Bank 2): Power Ground Pins for Both Input and
Output Returns.
V
between V
and reduce the input ripple further.
DRV
to INTV
can be biased up to 6V from an external supply with about
50mA capability, or an external circuit as shown in Figure
18. This improves effi ciency at the higher input voltages
by reducing power dissipation in the modules.
INTV
the 5V internal regulator.
PLLIN (Pin A8): External Clock Synchronization Input to the
Phase Detector. This pin is internally terminated to SGND
with a 50k resistor. Apply a clock above 2V and below
INTV
FCB (Pin M12): Forced Continuous Input. Connect this pin
to SGND to force continuous synchronization operation at
IN
OUT
D
(Pins B7, C7): Top FET Drain Pins. Add more capacitors
(Bank 1): Power Input Pins. Apply input voltage be-
CC
CC
CC
(Bank 3): Power Output Pins. Apply output load
(Pins C10, E11, E12): These pins normally connect
. See the Applications Information section.
CC
(Pin A7): This pin is for additional decoupling of
TRACK/SS
for powering the internal MOSFET drivers. They
D
INTV
MPGM
COMP
PLLIN
and ground to handle the input RMS current
RUN
CC
A
BANK 1
V
B
IN
V
D
C
SGND
D
TOP VIEW
E
BANK 2
PGND
F
G
H
J
BANK 3
V
K
OUT
L
M
12
11
10
9
8
7
6
5
4
3
2
1
IN
pins
low load, to INTV
tion at low load or to a resistive divider from a secondary
output when using a secondary winding.
TRACK/SS (Pin A9): Output Voltage Tracking and Soft-Start
Pin. When the module is confi gured as a master output,
then a soft-start capacitor is placed on this pin to ground
to control the master ramp rate. A soft-start capacitor can
be used for soft-start turn-on as a standalone regulator.
Slave operation is performed by putting a resistor divider
from the master output to ground, and connecting the
center point of the divider to this pin. See the Applications
Information section.
MPGM (Pins A12, B11): Programmable Margining Input.
A resistor from these pins to ground sets a current that
is equal to 1.18V/R. This current multiplied by 10kΩ will
equal a value in millivolts that is a percentage of the 0.6V
reference voltage. See the Applications Information section.
To parallel LTM4606s, each requires an individual MPGM
resistor. Do not tie MPGM pins together.
f
external resistor can be placed from this pin to ground
to increase frequency. This pin can be decoupled with a
1000pF capacitor. See the Applications Information section
for frequency adjustment.
V
Internally, this pin is connected to V
sion resistor. Different output voltages can be programmed
with an additional resistor between the V
See the Applications Information section.
MARG0 (Pin C12): LSB Logic Input for the Margining
Function. Together with the MARG1 pin, the MARG0 pin
will determine if a margin high, margin low, or no margin
state is applied. The pin has an internal pulldown resistor
of 50k. See the Applications Information section.
MARG1 (Pins C11, D12): MSB Logic Input for the Margin-
ing Function. Together with the MARG0 pin, the MARG1 pins
will determine if a margin high, margin low, or no margin
state is applied. The pins have an internal pulldown resistor
of 50k. See the Applications Information section.
SGND (Pins D9, H12): Signal Ground Pins. These pins
connect to PGND at output capacitor point.
SET
FB
(Pin F12): The Negative Input of the Error Amplifi er.
(Pin B12): Frequency set internally to 800kHz. An
CC
to enable discontinuous mode opera-
OUT
with a 60.4k preci-
LTM4606
FB
and SGND pins.
7
4606f

Related parts for LTM4606