MT9079AC MITEL [Mitel Networks Corporation], MT9079AC Datasheet
MT9079AC
Related parts for MT9079AC
MT9079AC Summary of contents
Page 1
... Port Buffer Interface Interface (fig. 3) C4i/C2i F0i CMOS ST-BUS MT9079AC MT9079AE MT9079AL MT9079AP Description The MT9079 is a feature rich E1 (PCM 30, 2.048 Mbps) link framer and controller that meets the latest CCITT and ETSI requirements. The MT9079 will interface to a 2.048 Mbps ...
Page 2
MT9079 1 40 RESET 2 39 DSTo 3 38 RxDL TxDL DLCLK IRQ D0\SIO\CSTo0 ...
Page 3
Pin Description Pin # Name DIP PLCC QFP RESET RESET (Input): Low - maintains the device in a reset condition. High - normal operation. The MT9079 should be reset after power-up. The time constant for a power-up ...
Page 4
MT9079 Pin Description (Continued) Pin # Name DIP PLCC QFP R/W Read/Write (Input): High - the parallel processor is reading data from the MT9079. [P] Low - the parallel processor is writing data to the MT9079. RxD ...
Page 5
Pin Description (Continued) Pin # Name DIP PLCC QFP RxMF Receive Multiframe Boundary (Output): An output pulse delimiting the received multiframe boundary. The next frame output on the data stream (DSTo) is basic frame zero on the ...
Page 6
MT9079 Functional Description The MT9079 is an advanced PCM 30 framer that meets or supports the layer Recommendations of G.703, G.704, G.706, G.775, G.796 and G.732 for PCM 30; I.431 for ISDN Primary Rate; and T1.102 for DS1A. It also ...
Page 7
ST-BUS bit 7 is synonymous with PCM 30 bit 1; bit 6 with bit 2: and so on. See Figure 33. PCM 30 time slot zero is reserved for basic frame alignment, CRC-4 multiframe alignment and the communication of maintenance ...
Page 8
MT9079 G.704 and G.732 for more details on CAS mutliframing requirements. A CAS signalling multiframe consists of 16 basic frames (numbered 0 to 15), which results in a multiframe repetition rate of 2 msec. It should be noted that the ...
Page 9
CAR data page number). Second, each page has a maximum of 16 registers that are addressed on a read or write to a non-CAR address (non-CAR: address AC4 = 1, AC3-AC0 = register address, ...
Page 10
MT9079 channel positions of the ST-BUS and PCM 30 interface. See Tables 13, 14, 16 and 17 for CAS bit positions in CSTo1 and CSTi2. Reset Operation (Initialization) The MT9079 can be reset using the hardware RESET pin (see pin ...
Page 11
TAIS Operation The TAIS (Transmit AIS) pin allows the PRI interface to transmit an all ones signal form the point of power-up without writing to any control registers. After the interface has been initialized normal operation can take place by ...
Page 12
MT9079 Elastic Buffer When control bit RDLY=0, the MT9079 has a two frame receive elastic buffer, which absorbs wander and low frequency jitter in multi-trunk applications. The received PCM 30 data (RxA and RxB) is clocked into the elastic buffer ...
Page 13
SOFF7-0 bits to select the desired throughput delay, which is indicated by the phase status word bits RxTS4-0 and RxBC2- controlling the position of the F0i pulse with respect to the received time slot ...
Page 14
MT9079 >914 CRC errors in one second No CRC multiframe alignment. 8 msec. timer expired* CRC-4 multi-frame alignment Start 400 msec timer. Note 7. Start 8 msec timer. Note 7. Find two CRC frame alignment signals. Note 7. CRC multiframe ...
Page 15
When CRC-4 multiframing has been achieved, the primary basic frame alignment and resulting multiframe alignment will be adjusted to the basic frame alignment determined synchronization. Therefore, the primary basic frame alignment will not be updated during the CRC-4 multiframing ...
Page 16
MT9079 PCM 30 Interfacing and Encoding Bits 7 and 6 of page 1, address 15H (COD1-0) determine the PCM 30 format of the PCM 30 transmit and receive signals. The RZ format (COD1-0 = 00) can be used where the ...
Page 17
CRC Error and E-bit Counters CRC-4 errors and E-bit errors are counted by the MT9079 in order to support compliance with CCITT requirements. These eight bit counters are located on page 4, addresses 1FH and 1EH respectively. They are incremented ...
Page 18
MT9079 Circular Buffers The MT9079 is equipped with two 16 byte circular receive buffers and two 16 byte circular transmit buffers, which can be connected to any PCM 30 time slot. Connection is made through control bits ...
Page 19
DWM7-0 - Detect Word Mask (page 1, address 19H eight bit code, which determines the bits that will be considered ...
Page 20
MT9079 the interrupt vector is read it is automatically cleared and IRQ will return to a high impedance state. In ST-BUS mode, as well as processor and controller modes, this function is accomplished by toggling the INTA bit (page 1, ...
Page 21
Address ( 10H (Table 40) Error and Debounce Selection Word 11H (Table 41) Bit Error Rate Compare Word 12H (Table 42) Circular Buffer Accumulate Control Word 13H - 14H Unused. ...
Page 22
MT9079 Address ( 10H - 11H Unused. 12H (Table 59) Interrupt Vector 13H - 17H Unused 18H (Table 60) Bit Error Rate Counter 19H (Table 61) RAI and Continuous CRC ...
Page 23
Per Channel Receive Signalling (Page 6) Page 06H, addresses 10001 to 11111 contain the Receive Signalling Control Words for PCM 30 channels and 16 to 30. Bit Name Functional Description A(n), Receive Signalling Bits ...
Page 24
MT9079 Bit Name Functional Description 3 TBUF0 Transmit Buffer Zero Connect. If one, the contents of the transmit circular buffer zero will be transmitted in the corresponding time slot beginning at the next multiframe boundary. If zero, circular buffer zero ...
Page 25
Transmit National Bit Buffer (Page D) Page 0DH, addresses 10000 to 10100 contain the five bytes of the transmit national bit buffer (TNBB0 - TNBB4 respectively). This feature is functional only in processor and controller modes when control bit NBTB=1. ...
Page 26
MT9079 Bit Name Functional Description 7 TIU0 Transmit International (0) When CRC-4 operation is disabled, this bit is transmitted on the PCM 30 2048 kbit/sec. link in bit position one of time-slot zero of frame-alignment frames reserved for ...
Page 27
Bit Name Functional Description TMA1-4 Transmit Multiframe Alignment Bits (0000) One to Four. These bits are transmit- ted on the PCM 30 2048 kbit/sec. link in bit positions one to four of time slot 16 of frame ...
Page 28
MT9079 Bit Name Functional Description 7 TAIS Transmit Alarm Indication Signal. If (0) one, an all ones signal is transmitted in all time slots except zero and 16. If zero, these time slots function nor- mally. 6 TAIS0 Transmit Alarm ...
Page 29
Bit Name Functional Description 7 RDLY Receive Delay. If one, the receive (0) elastic buffer will be one frame in length and controlled frame slips will not occur. The RSLIP and RSLPD status bit will indicate a buffer under- flow ...
Page 30
MT9079 Bit Name Functional Description 7 EBI Receive E-bit (0) unmasked an interrupt is initiated when a receive E-bit remote CRC-4 error unmasked masked. Interrupt 00100000. 6 CRCI CRC-4 Error (0) unmasked an interrupt is initiated ...
Page 31
Bit Name Functional Description 7 MFSYI Multiframe Synchronization rupt. When unmasked an interrupt is (0) initiated when multiframe synchroni- zation is lost unmasked masked. Interrupt 10000000. 6 CSYNI CRC-4 Multiframe Alignment. When unmasked an interrupt is ...
Page 32
MT9079 Bit Name Functional Description 7 START0 Start Receive Circular Buffer Zero. If (0) one, circular buffer zero will start to accumulate data when a mismatch is made between the selected received data and the data of the code detect ...
Page 33
Bit Name Functional Description EFLD7 Errored Frame - Word. This bit pattern is loaded into EFLD0 the errored frame alignment signal counter when LDEF is toggled (valid in ST-BUS mode only). Table 46 - Errored Frame Alignment ...
Page 34
MT9079 Bit Name Functional Description 7 RIU0 Receive International Use Zero. This is the bit which is received on the PCM 30 2048 kbit/sec. link in bit position one of the frame alignment signal used for the CRC-4 ...
Page 35
Bit Name Functional Description 7 RSLIP Receive Slip. A change of state (i.e., 1-to-0 or 0-to-1) indicates that a receive controlled frame slip has occurred. 6 RSLPD Receive Slip Direction. If one, indi- cates that the last received frame slip ...
Page 36
MT9079 Bit Name Functional Description 4 LOSS Loss of Signal Status Indication. If one, indicates the presence of a loss of signal condition. If zero, indicates normal operation. A loss of signal condition occurs when there is an absence of ...
Page 37
Bit Name Functional Description EFAS7 Errored FAS Counter bit - counter that is incremented once for EFAS0 every receive frame alignment signal that contains one or more errors. Table 62 - Errored Frame Alignment Signal ...
Page 38
MT9079 Applications Microprocessor Interfaces Figure 7 illustrates a circuit which connects the MT9079 to a MC68HC11 microcontroller operating at 2.1 MHz. Address lines latched with the AS signal to generate one of eight possible Chip ...
Page 39
The data link transmit and receive signals are connected directly to port one. The DCLK signal is connected to INT1 so the 80C52 will be interrupted when new data link data needs to be transported. Figure 9 illustrates a circuit ...
Page 40
MT9079 The MC1455 RESET and HALT circuit has be taken from the MC68302 User's Manual. The reset circuit for the MT9079 (RC) must have a time constant that is at least five times the rise time of the power supply. ...
Page 41
START TAIS input = low Power-on Reset - RESET input = RC > power supply rise time SPND bit = 1 Write 00H to all control registers of pages 7 & 8 Select mode of operation. Note ...
Page 42
MT9079 Voice/Data Bus System Timing MT8980D STon STin CSTo MT8980 P Interface +5V DTA 909 C4i C4 Figure 14 - Common Channel Signalling Control (Time Slot 16) through the MC68302 location. The BPV counter is cleared by writing zero to ...
Page 43
Common Channel Signalling Interface Figure 14 shows how to interface DSTi and DSTo time slot 16 to the MC68302 for the control of Common Channel Signalling (CCS) data. As can be seen in the timing diagram, the MT8980D CSTo signal ...
Page 44
MT9079 receive span will not be masked on the transmit span even though the maintenance channel has been modified. The RxMF signal must be associated with the CRC-4 multiframe (control bit MFSEL = 1), and RxMF of the receive trunk ...
Page 45
Absolute Maximum Ratings* Parameter 1 Supply Voltage 2 Voltage at Digital Inputs 3 Current at Digital Inputs 4 Voltage at Digital Outputs 5 Current at Digital Outputs 6 Storage Temperature 7 Package Power Dissipation * Exceeding these values may cause ...
Page 46
MT9079 AC Electrical Characteristics Characteristics 1 DS low 2 DS High 3 CS Setup 4 R/W Setup 5 Address Setup 6 CS Hold 7 R/W Hold 8 Address Hold 9 Data Delay Read 10 Data Active to High Z Delay ...
Page 47
AC Electrical Characteristics Characteristics 1 Clock Pulse Width High 2 Clock Pulse Width Low 3 CS Setup 4 CS Hold 5 Write Setup 6 Write Hold 7 Output Delay 8 Active to High Z Delay t CSS ...
Page 48
MT9079 AC Electrical Characteristics - Data Link Timing Characteristic 1 Data Link Clock Output Delay 2 Data Link Output Delay 3 Data Link Setup 4 Data Link Hold Notes: 1. The falling edge of DLCLK and IDCLK occurs on the ...
Page 49
AC Electrical Characteristics - ST-BUS Timing Characteristic 1 C2i Clock Width High or Low 2 C4i Clock Width High or Low 3 Frame Pulse Setup 4 Frame Pulse Low 5 Serial Input Setup 6 Serial Input Hold 7 Serial Output ...
Page 50
MT9079 Frame 15 DSTo BIt Cells Bit 7 Bit 6 Bit 5 F0i C2i RxMF C4i RxMF Figure 23 - Receive Multiframe Functional Timing DSTi Bit 7 Bit 6 Bit 5 Bit Cells F0i C2i TxMF Figure 24 - Transmit ...
Page 51
C4i/C2i t MOD (1) RxMF t MS (1) TxMF (1) Note : These two signals do not have a defined phase relationship Figure 26 - Multiframe Timing Diagram (C4i/C2i = 4.096 MHz) AC Electrical Characteristics - E8Ko Timing Characteristic 1 ...
Page 52
MT9079 AC Electrical Characteristics - PCM 30 Transmit Timing Characteristic 1 Transmit Delay 2 Transmit Delay RZ Transmit PCM 30 Data C2i C4i TxA and TxB for RZ TxA and TxB for NRZ and NRZB AC Electrical Characteristics - PCM ...
Page 53
C2i C4i RZ TxA RZ TxB NRZB TxA NRZB TxB NRZ TxA NRZ TxB Figure 30 - Transmit Functional Timing E2i RZ RxA RZ RxB NRZB RxA NRZB RxB NRZ RxA NRZ RxB Figure 31 - Receive Functional Timing MT9079 ...
Page 54
MT9079 FRAME FRAME 15 0 TIME SLOT Most BIT Significant Bit (First) CHANNEL CHANNEL 0 31 Most Significant Bit (First) 4-290 2.0 ms • • • • • • • • FRAME TIME SLOT • • • • ...