ZL50115 ZARLINK [Zarlink Semiconductor Inc], ZL50115 Datasheet

ZL50115

Manufacturer Part Number

ZL50115

Description

32, 64 and 128 Channel CESoP Processors

Manufacturer

ZARLINK [Zarlink Semiconductor Inc]

Datasheet

1.ZL50115.pdf (95 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Meier Automation Equipment Co., Limited

Part Number:

ZL50115GAG2

Manufacturer:

ZARLINK

Quantity:

20 000

Current page: 1 of 95
Download datasheet (2Mb)

Features

General

•

Circuit Emulation Services

•

Customer Side TDM Interfaces

•

Circuit Emulation Services over Packet (CESoP)

transport for MPLS, IP and Ethernet networks

On chip timing & synchronization recovery across

a packet network

On chip dual reference Stratum 3 DPLL

Grooming capability for Nx64 Kbps trunking

Fully compatible with Zarlink's ZL50110, ZL50111

and ZL50114 CESoP processors

Complies with ITU-T recommendation Y.1413

Complies with IETF PWE3 draft standards

CESoPSN and SAToP

Complies with CESoP Implementation

Agreements from MEF 8 and MFA 8.0.0

Structured, synchronous CESoP with clock

recovery

Unstructured, asynchronous CESoP with integral

per-stream clock recovery

Up to 4 T1/E1, 1 J2, 1 T3/E3, or 1 STS-1 ports

H.110, H-MVIP, ST-BUS backplane

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Figure 1 - ZL50115/16/17/18/19/20 High Level Overview

(LIU, Framer, Backplane)

Stratum 3 DPLL

Dual Reference

Per Port DCO for

Clock Recovery

(Jitter Buffer Compensation for 128 ms of Packet Delay Variation)

Interface

TDM

Zarlink Semiconductor Inc.

On Chip Packet Memory

32-bit Motorola compatible

DMA for signaling packets

Multi-Protocol

IPv4, IPv6, MPLS,

ECID, VLAN, User

Host Processor

PW, RTP, UDP,

Defined, Others

Processing

Interface

Packet

Engine

•

Customer Side Packet Interfaces

•

(may also be used as a second provider side packet

interface)

Provider Side Packet Interfaces

•

ZL50115GAG 324 Ball PBGA trays, bake & dry pack

ZL50116GAG 324 Ball PBGA trays, bake & dry pack

ZL50117GAG 324 Ball PBGA trays, bake & dry pack

ZL50118GAG 324 Ball PBGA trays, bake & dry pack

ZL50119GAG 324 Ball PBGA trays, bake & dry pack

ZL50120GAG 324 Ball PBGA trays, bake & dry pack

Up to 128 bi-directional 64 Kbps channels

Direct connection to LIUs, framers, backplanes

100 Mbps MII Fast Ethernet (ZL50118/19/20 only)

100 Mbps MII Fast Ethernet or 1000 Mbps

GMII/TBI Gigabit Ethernet

32, 64 and 128 Channel CESoP

(MII, GMII, TBI)

Ordering Information

Interface

Packet

MAC

Dual

JTAG

-40°C to +85°C

ZL50115/16/17/18/19/20

Processors

Data Sheet

April 2005

Related parts for ZL50115

Related keywords

ZL50115 datasheet
ZL50115 data sheet
ZL50115 pdf datasheet
ZL50115 component
ZL50115 part
ZL50115 distributor
ZL50115 RoHS
ZL50115 datasheet download