ZL50233GDC ZARLINK [Zarlink Semiconductor Inc], ZL50233GDC Datasheet - Page 24
![no-image](/images/no-image-200.jpg)
ZL50233GDC
Manufacturer Part Number
ZL50233GDC
Description
4 Channel Voice Echo Cancellor
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50233GDC.pdf
(37 pages)
24
ZL50233
This register is used to scale the comfort noise up or down. Larger values will increase the relative level of
comfort noise. The default value of 16
is recommended if the original NLP is used.
These peak detector registers allow the user to monitor the receive in (Rin) peak signal level. The information is
in 16-bit 2’s complement linear coded format presented in two 8 bit registers for each echo canceller. The high
byte is in Register 2 and the low byte is in Register 1.
Reserve
Reserve
Bit 7
NS7
RP15
Bit 7
Bit 7
RP7
NLInc
Bit 7
Power-up
Power-up
Power-up
16
Power-up
N/A
N/A
hex
45
hex
Bit 6
NS6
Reserved bits. Must be set to 4
Noise level estimator ramping rate. When InjCtrl = 1, a lower value will give faster ramping.
When InjCtrl = 0, a higher value will give faster ramping. The default value of 5
G.168 compliance with InjCtrl = 1. A value of C
RP14
Reserve
Bit 6
Bit 6
RP6
Bit 6
Bit 5
NS5
RP13
Bit 5
Bit 5
RP5
Reserve
Bit 5
ECA: Noise Scaling (NS)
ECB: Noise Scaling (NS)
ECA: Rin Peak Detect Register 2 (RP)
ECB: Rin Peak Detect Register 2 (RP)
ECA: Rin Peak Detect Register 1 (RP)
ECB: Rin Peak Detect Register 1 (RP)
Functional Description of Register Bits
Functional Description of Register Bits
Functional Description of Register Bits
hex
Bit 4
NS4
will provide G.168 compliance with the Advanced NLP. A value of 74
RP12
Bit 4
Bit 4
RP4
Reserve
ECA: Noise Control
ECB: Noise Control
Zarlink Semiconductor Inc.
hex
Bit 4
for normal operation.
Bit 3
NS3
RP11
Bit 3
Bit 3
RP3
NLInc3
Bit 3
Bit 2
NS2
hex
is recommended if InjCtrl = 0.
RP10
Bit 2
Bit 2
RP2
NLInc2
Bit 2
Bit 1
NS1
0A
2A
hex
hex
R/W Address:
R/W Address:
0D
2D
0C
2C
+ Base Address
+ Base Address
0B
2B
NLInc1
Bit 1
RP9
Bit 1
RP1
Bit 1
hex
hex
hex
hex
hex
hex
R/W Address:
R/W Address:
R/W Address:
R/W Address:
R/W Address:
R/W Address:
+ Base Address
+ Base Address
+ Base Address
+ Base Address
+ Base Address
+ Base Address
hex
Data Sheet
will provide
Bit 0
NS0
NLInc0
Bit 0
RP8
Bit 0
RP0
Bit 0
hex