PLL102-04SC PhaseLink Corp., PLL102-04SC Datasheet

no-image

PLL102-04SC

Manufacturer Part Number
PLL102-04SC
Description
Manufacturer
PhaseLink Corp.
Datasheets

Specifications of PLL102-04SC

Case
SOP8
Date_code
08+

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PLL102-04SC
Manufacturer:
PHASELINK
Quantity:
20 000
Part Number:
PLL102-04SC-R
Manufacturer:
PHASELINK
Quantity:
20 000
FEATURES
DESCRIPTION
The PLL102-04 is a high performance, low skew, low
jitter zero delay buffer designed to distribute high
speed clocks and is available in 8-pin SOIC package. It
has four outputs that are synchronized with the input.
The synchronization is established via CLKOUT feed
back to the input of the PLL. Since the skew between
the input and output is less than ±350 ps, the device
acts as a zero delay buffer.
BLOCK DIAGRAM
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/22/05 Page 1
Frequency range 50 ~ 120MHz.
Internal phase locked loop will allow spread spec-
trum modulation on reference clock to pass to the
outputs (up to 100kHz SST modulation).
Zero input - output delay.
Less than 700 ps device - device skew.
Less than 250 ps skew between outputs.
Less than 200 ps cycle - cycle jitter.
Output Enable function tri-state outputs.
3.3V operation.
Available in 8-Pin 150mil SOIC.
REF
PLL
PIN CONFIGURATION
Remark
If REF clock is stopped for more than 10us after it has already been
provided to the chip, and after power-up, the output clocks will
disappear. In that instance, a full power-up reset is required in order
to reactivate the output clocks.
CLK2
CLK1
GND
REF
Low Skew Output Buffer
CLKOUT
CLK1
CLK2
CLK3
CLK4
1
2
3
4
PLL102-04
8
7
6
5
CLKOUT
CLK4
VDD
CLK3

Related parts for PLL102-04SC

Related keywords