PLS159 PHILIPS [NXP Semiconductors], PLS159 Datasheet - Page 9

no-image

PLS159

Manufacturer Part Number
PLS159
Description
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PLS159AA
Manufacturer:
PHILPS
Quantity:
1 238
Part Number:
PLS159AA
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
PLS159AF
Manufacturer:
PHILIPS
Quantity:
103
Part Number:
PLS159AF
Manufacturer:
TOKO
Quantity:
1 770
Part Number:
PLS159AF
Manufacturer:
PHI
Quantity:
1 000
Part Number:
PLS159AF
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
PLS159AN
Manufacturer:
PHIL
Quantity:
3 022
Part Number:
PLS159AN
Manufacturer:
CYPRESS
Quantity:
5 314
Part Number:
PLS159AN
Manufacturer:
PHI
Quantity:
1 000
Part Number:
PLS159AN
Manufacturer:
S
Quantity:
20 000
Company:
Part Number:
PLS159AN
Quantity:
381
Part Number:
PLS159N
Manufacturer:
NS
Quantity:
100
Part Number:
PLS159N
Manufacturer:
PHI
Quantity:
1 000
Part Number:
PLS159N
Manufacturer:
S
Quantity:
20 000
Philips Semiconductors Programmable Logic Devices
LOGIC PROGRAMMING
The PLS159A is fully supported by industry
standard (JEDEC compatible) PLD CAD
tools, including Philips Semiconductors’
SNAP, Data I/O Corporation’s ABEL
Logical Devices Inc.’s CUPL
software packages.
All packages allow Boolean and state
equation entry formats. SNAP, ABEL and
CUPL also accept, as input, schematic
capture format.
“AND” ARRAY – (I), (B), (Qp)
“COMPLEMENT” ARRAY – (C)
“OR” ARRAY – (F-F CONTROL MODE)
Notes on following page.
October 22, 1993
I, B, Q
M
Programmable logic sequencer
(16
F
C
(CONTROLLED)
INACTIVE
INACTIVE
ENABLED
J–K OR D
ACTION
ACTION
STATE
45
1, 3, 5
1, 2
(T, F
1
(T
12)
n
C
K
J
, F
, L, P, R, D)
CODE
CODE
CODE
C
A
O
O
)
I, B, Q
I, B, Q
design
C
C
Q
n
M
I, B, Q
and
F
C
DISABLED
GENERATE
J–K ONLY
ACTION
ACTION
STATE
I, B, Q
PLS159A logic designs can also be
generated using the program table entry
format detailed on the following pages. This
program table entry format is supported by
the Philips Semiconductors SNAP PLD
design software package.
To implement the desired logic functions, the
state of each logic variable from logic
equations (I, B, O, P, etc.) is assigned a
symbol. The symbols for TRUE,
5
(T, F
(T
K
C
n
J
, F
, L, P, R, D)
CODE
CODE
CODE
C
H
A
)
I, B, Q
I, B, Q
C
C
Q
n
33
I, B, Q
“OR” ARRAY – (Q
CAUTION:
THE PLS159A Programming Algorithm is different from the PLS159.
T
n
M = ENABLED
PROPAGATE
ACTIVE (Set)
T
ACTION
STATE
n
I, B, Q
STATUS
(T, F
1
(T
C
n
, F
, L, P, R, D)
CODE
CODE
K
J
C
CODE
n
L
)
COMPLEMENT, INACTIVE, PRESET, etc.,
are defined below.
PROGRAMMING AND
SOFTWARE SUPPORT
Refer to Section 9 (Development Software)
and Section 10 (Third-party Programmer/
Software Support) of this data handbook for
additional information.
A
= D-Type)
I, B, Q
I, B, Q
C
C
n
Q
I, B, Q
T
n
M = ENABLED
TRANSPARENT
INACTIVE (Reset)
DON’T CARE
T
ACTION
STATE
n
STATUS
Product specification
PLS159A
(T, F
(T
n
C
, F
K
, L, P, R, D)
J
CODE
CODE
C
CODE
)
I, B, Q
I, B, Q
C
C
n
Q

Related parts for PLS159