CSC10 VISHAY [Vishay Siliconix], CSC10 Datasheet - Page 4

• Manufacturer Part Number: CSC10
• Description: Thick Film Resistor Networks Single-In-Line, Coated SIP 01, 03, 05 Schematics
• Manufacturer: VISHAY [Vishay Siliconix]

Document Number: 31509
Revision 02-Aug-02
CIRCUIT APPLICATIONS
TEST
Thermal Shock
Short Time Overload
Low Temperature Operation
Moisture Resistance
Resistance to Soldering Heat
Shock
Vibration
Load Life
Terminal Strength
Insulation Resistance
Dielectric Withstanding Voltage
01 Schematic
PERFORMANCE
05 Schematic
03 Schematic
1
1
1
2
2
2
3
3
3
Thick Film Resistor Networks, Single-In-Line, Coated SIP
4
R
R
1
2
CONDITIONS
5 cycles between - 65 C and + 125 C
2.5 x rated working voltage, 5 seconds
45 minutes at full rated working voltage at - 65 C
240 hours with humidity ranging from 80% RH to 98% RH
Leads immersed in + 350 C solder to within 1/16" of body for 3 seconds
Total of 18 shocks at 100 G's
12 hours at maximum of 20 G's between 10 and 2,000 Hz
1,000 hours at + 70 C, rated power applied 1.5 hours “ON”, 0.5 hour
“OFF” for full 1000 hour period. Derated according to the curve.
4.5 pound pull for 30 seconds
10,000 Megohm (minimum)
No evidence of arcing or damage (200 V RMS for 1 minute)
n-1
n-1
n-1
For Technical Questions, contact: [e-mail]
n
n
n
The CSCxxx-01 single-in-line resistor networks provide the user with nomi-
nally equal resistors, each connected to a common pin (Pin No. 1). Com-
monly used in the following applications:
• "Wired OR" Pull-up
• Power Gate Pull-up
• MOS/ROM Pull-up/Pull-down
* "B" Profile available. Odd pin available in 5, 7, 9, and 11.
The CSCxxx-03 single-in-line resistor networks provide the user with nomi-
nally equal resistors. Each resistor is isolated from all others. Commonly
used in the following applications:
• "Wired OR" Pull-up
• Power Driven Pull-up
• Power Gate Pull-up
• Line Termination
* "B" Profile available.
The CSCxxx-05 circuits contain series pairs of resistors. Each series pair is
connected between two common lines. The junction of these resistor pairs
is connected to the input terminals. The 05 circuits are designed for TTL dual-
line termination and pulse squaring.
* "B" Profile available. Odd pin available in 5, 7, 9 and 11.
"A" Profile = 3, 5, 7, 9 and 11 resistors with one pin common
Pulse squaring and TTL dual-line terminators
"A" Profile = 2 through 6 isolated resistors
• Long-Line Impedance Balancing
• LED Current Limiting
• ECL Output Pull-down
• TTL Input Pull-down
• Open Collector Pull-up
• TTL Input Pull-down
• TTL Unused Gate Pull-up
MAX. R (Typical Test Lots)
Vishay Dale
0.50% R
0.25% R
0.25% R
1.00% R
0.25% R
0.25% R
0.25% R
1.00% R
0.25% R
www.vishay.com
—
—
CSC
35