MN88413 PANASONIC [Panasonic Semiconductor], MN88413 Datasheet

no-image

MN88413

Manufacturer Part Number
MN88413
Description
Channel Decoder LSI for Digital Satellite Broadcast Reception
Manufacturer
PANASONIC [Panasonic Semiconductor]
Datasheet
Digital Broadcast Reception LSI
MN88413
Channel Decoder LSI for Digital Satellite Broadcast Reception
The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast
reception on a single chip.
The MN88413 supports both the Digital Video Broadcast (DVB) and the Digital Satellite System (DSS ) specifications.
It also supports a variable transport rate that can be set under program control using a fixed system clock frequency and
can implement a channel decoder with a minimal number of external components.
Note: DSS and DIRECTV are registered trademarks of DIRECTV, Inc.
communication systems.
(FEC) on a single chip.
Can be used in systems conforming to DVB, in US DIRECTV systems, and in single carrier per channel (SCPC)
Integrates a 2-channel A/D converter, a variable rate QPSK demodulator, and forward error correction
Supports transfer rates from 1 Mbps to 90 Mbps.
On-chip I/Q baseband signal offset voltage circuit and on-chip reference voltage circuit for the A/D and D/A converters.
On-chip PLL circuit
BER monitor function
I
Supports LNB control clock and DiSEqC 1.0/1.1 and can output DiSEqC messages.
General-purpose input and output ports
On-chip boundary scan test circuit conforming to IEEE 1149.1
Digital satellite broadcast receivers
Overview
Features
2
Applications
C bus master circuit for tuner control
1

Related parts for MN88413

MN88413 Summary of contents

Page 1

... The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast reception on a single chip. The MN88413 supports both the Digital Video Broadcast (DVB) and the Digital Satellite System (DSS ) specifications. It also supports a variable transport rate that can be set under program control using a fixed system clock frequency and can implement a channel decoder with a minimal number of external components ...

Page 2

... MN88413 Block Diagram AGC DAC IIN ADC QIN ADC PLL0-2 Clock PLL CPO reproduction 2 Digital Bloadcast Reception LSI TAP I I/F controller (Master) (JTAG) NERRF FSYNC DO0-7 DEN BYTCK PSYNC NPERR SCK OP0-2 LNBCK LNB LNB controller DAC ...

Page 3

... VDD5 82 VSSC16 83 TIN5 84 TIN6 85 TIN7 86 OP0 87 VSSC17 88 OP1 89 OP2 90 LNBCK 91 CKO 92 VSSC18 93 VSS6 94 VDD6 VSSC19 CSEL0 CSEL1 100 MN88413 50 PLL2 49 PLL1 48 PLL0 47 VSSC9 46 VDD2 45 VSS2 44 NERRF 43 VSSC8 42 FSYNC 41 SEL 40 NRST 39 SDA 38 VSSC7 37 SCL 36 VDD1 35 VSS1 34 MSDA 33 VSSC6 32 MSCL ...

Page 4

... MN88413 Specifications Overview QPSK demodulator Data rate A/D converter resolution Linearity error Differential linearity error Input voltage level Roll-off rate AFC range Synchronization establishment time D/A converter used for LNB/AFC and AGC Resolution Linearity error Differential linearity error Output voltage level Viterbi decoder : Switchable between the DVB and the DSS specifications ...

Page 5

... Tuner Quadrature detector BPF BPF AN8921SB 1.45 GHz 1.95 GHz 500 MHz host interface 22.90±0.20 18.00±0. 0.65 0.30±0.05 0.15 Seating plane MN88413 8 DO0-7 IIN BYTCK QIN PSYNC NPERR DEN SCK AGC MN88413 XI XO LNB control master interface (2.45 1.30±0.20 5 ...

Related keywords