AT89S51-24JU SL383 Atmel, AT89S51-24JU SL383 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT89S51-24JU SL383
Manufacturer Part Number
AT89S51-24JU SL383
Description
Manufacturer
Atmel
Datasheet
1.AT89S51-24JU_SL383.pdf
(31 pages)
30. Serial Port Timing: Shift Register Mode Test Conditions
The values in this table are valid for V
31. Shift Register Mode Timing Waveforms
32. AC Testing Input/Output Waveforms
Note:
33. Float Waveforms
Note:
26
Symbol
t
t
t
t
t
XLXL
QVXH
XHQX
XHDX
XHDV
1. AC Inputs during testing are driven at V
1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to
AT89S51
INSTRUCTION
min. for a logic 1 and V
float when a 100 mV change from the loaded V
WRITE TO SBUF
OUTPUT DATA
INPUT DATA
CLEAR RI
Parameter
Serial Port Clock Cycle Time
Output Data Setup to Clock Rising Edge
Output Data Hold After Clock Rising Edge
Input Data Hold After Clock Rising Edge
Clock Rising Edge to Input Data Valid
CLOCK
ALE
(1)
IL
max. for a logic 0.
0
t
V
QVXH
V
LOAD
CC
CC
- 0.5V
= 4.0V to 5.5V and Load Capacitance = 80 pF.
0.45V
t
1
XHDV
V
V
LOAD
0
LOAD
VALID
CC
+ 0.1V
- 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V
- 0.1V
2
t
XLXL
t
1
OH
XHQX
VALID
/V
Timing Reference
OL
0.2 V
0.2 V
TEST POINTS
(1)
3
level occurs.
Points
t
Min
700
XHDX
2
1.0
50
VALID
0
CC
CC
12 MHz Osc
+ 0.9V
- 0.1V
4
3
VALID
Max
700
V
V
OL
OL
5
- 0.1V
+ 0.1V
4
VALID
10 t
2 t
12 t
CLCL
CLCL
6
Min
Variable Oscillator
0
CLCL
5
VALID
-133
-80
7
6
VALID
10 t
SET TI
SET RI
CLCL
Max
8
7
-133
VALID
2487D–MICRO–6/08
Units
ns
ns
µs
ns
ns
IH