ISL8225MIRZ-T Intersil, ISL8225MIRZ-T Datasheet
ISL8225MIRZ-T
Related parts for ISL8225MIRZ-T
ISL8225MIRZ-T Summary of contents
Page 1
... FIGURE 2. SMALL FOOTPRINT WITH HIGH POWER DENSITY CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 Intersil (and design trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. 7.5mm | Copyright Intersil Americas Inc ...
Page 2
Pinout Internal Circuit 2.2µF PGOOD 24 17 CLKOUT 19 ISHARE 10kΩ MODE 3 SYNC 5 SGND 6 REFERENCE 2 ISL8225M VCC 7 FILTER LDO SOFT-START AND FAULT LOGIC UGATE1 GATE DRIVER LGATE1 ISEN CURRENT 1B SENSING/ ISEN SHARING 1A + ...
Page 3
... Ordering Information PART NUMBER (Notes 2, 3) ISL8225MIRZ ISL8225M ISL8225MIRZ-T ISL8225M (Note 1) NOTES: 1. Please refer to TB347 for details on reel specifications. 2. These products do contain Pb but they are RoHs compliant by EU exemption 5 (Pb in glass of cathode ray tubes, electronic components, and fluorescent tubes). 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL8225M. For more information on MSL, please see tech brief 4. The ISL8225M is guaranteed over the full -40° ...
Page 4
Pin Configuration PHASE2 10 N/C 11 PHASE1 12 4 ISL8225M ISL8225M (26 LD QFN) TOP VIEW PIN VSEN2- 26 VSEN2+ 25 VOUT2 24 PGOOD 23 VOUT1 ...
Page 5
Pin Descriptions PIN PIN NUMBER NAME TYPE 21, 1 VSEN1-, VSEN2- I Output voltage negative feedback. Negative input of the differential remote sense for the regulator. Connect to the negative rail or ground of the load/processor, as shown in program ...
Page 6
Absolute Maximum Ratings Input Voltage ...
Page 7
Electrical Specifications range, -40°C to +125°C (Note 4). (Continued) PARAMETER Total Variation (Note 9) FREQUENCY SYNCHRONIZATION AND PHASE LOCK LOOP (Note 9) Synchronization Frequency PLL Locking Time Input Signal Duty Cycle Range PWM (Note 9) Minimum PWM OFF Time Current ...
Page 8
Electrical Specifications range, -40°C to +125°C (Note 4). (Continued) PARAMETER Reference Voltage (Include Error and Differential Amplifier Offsets) DIFFERENTIAL AMPLIFIER (Note 9) DC Gain Unity Gain Bandwidth VSEN+ Pin Sourcing Current Maximum Source Current for Current Sharing Input Impedance Output ...
Page 9
Typical Performance Characteristics Efficiency Performance T as follows: 100 LOAD CURRENT (A) FIGURE 3. EFFICIENCY vs LOAD CURRENT (5V 100 95 3.3V AT 650kHz ...
Page 10
Typical Performance Characteristics Transient Response Performance slew rate = 2.5A/µ +25°C, if not specified, as shown in Figure 18 with 2nd phase disabled. A 50mV/DIV 2A/DIV 200µs/DIV FIGURE 8. 1V TRANSIENT RESPONSE OUT 50mV/DIV 50mV/DIV ...
Page 11
Typical Performance Characteristics Start-up and Short Circuit Performance 1x330µF POSCAP +25°C, if not specified, as shown in Figure 18 with 2nd phase disabled OUT Vout 0.5V/DIV 0.5V/DIV I Iin IN 0.1A/DIV 0.1A/DIV 1ms/DIV 1ms/DIV FIGURE 14. ...
Page 12
Typical Application Circuits 4.5V TO 20V VIN + CIN1 CIN2 330µF 4x22µF R5* R6* C1 4.7µF *SEE TABLE 1 ON PAGE 17 FOR R5/R6 VALUES. SEE “LAYOUT GUIDE” ON PAGE 23 FOR SHORTING SGND TO PGND 4.5V TO 20V VIN ...
Page 13
Typical Application Circuits 4.5V TO 20V VIN + CIN2 CIN1 4x22µF 330µF R5* *SEE TABLE 1 ON PAGE 17 FOR R5/R6 VALUES. R6* C1 4.7µF VDDQ R7 1kΩ 324Ω 1nF *SET THE CLKOUT VOLTAGE CLOSE TO 0.61V. SEE ...
Page 14
Typical Application Circuits 4.5V TO 20V VIN + CIN1 CIN2 2x470µF 4x22µF R4* *SEE TABLE 1 ON R3* PAGE 17 FOR R3/R4 VALUES. C1 4.7µF CIN2 4x22µF C2 4.7µF C4 470pF FIGURE 22. 4-PHASE PARALLELED AT 1.5V/60A WITH 90° INTERLEAVING ...
Page 15
Typical Application Circuits 4.5V TO 20V 14 VIN + 8 CIN1 2x470µF 4x22µF R4* 15 *SEE TABLE PAGE 17 VCC1 FOR R3/R4 7 VALUES. R3* C1 4.7µF 17 VCC 100kΩ C2 ...
Page 16
Typical Application Circuits 4.5V TO 20V VIN + CIN1 2x470µF 4x22µF R4* *SEE TABLE 1 ON PAGE 17 FOR R3/R4 VALUES. R3* C1 4.7µF CIN2 4x22µF VCC2 C2 4.7µF C3 470pF CIN3 4x22µF VCC3 C5 4.7µF C6 470pF 16 ISL8225M ...
Page 17
... EN/FF resistor divider is tied directly to VIN. The resistors listed here are for two channels' EN/FF pins tied together. If the separate resistor divider is used for each channel, the resistor value needs to be doubled. 12. MAX load current listed in the table is for conditions at +25°C and no air flow on a typical Intersil 4-layer evaluation board. 17 ...
Page 18
VENDOR TDK, Input and Output Ceramic Murata, Input and Output Ceramic AVX, Input and Output Ceramic Murata, Input Ceramic Taiyo Yuden, Input Ceramic AVX, Input Ceramic Sanyo POSCAP, Output Bulk Panasonic SMT, Input Bulk 1ST MODULE (I = INPUT; O ...
Page 19
Application Information Programming the Output Voltage The ISL8225M has an internal 0.6V ±0.7% reference voltage. Programming the output voltage requires a resistor divider (R1 and R2) between the VOUT, VSEN+, and VSEN- pins, as shown in Figure 18. Please note ...
Page 20
Please refer to Table 1 to select the resistor divider for commonly used conditions. Otherwise, use the following procedures to finish the EN/FF design resistor divider from V to GND is recommended to set the IN EN/FF ...
Page 21
Soft-Start The ISL8225M has an internal, digital, pre-charged soft-start circuitry (Figures 27 to 29). The circuitry has a rise time inversely proportional to the switching frequency. Rise time is determined by a digital counter that increments with every pulse of ...
Page 22
MODE pins tied to VCC, each VMON2 pin of the slave module needs to have a 1.0kΩ resistor to GND while all VMON1 pins of the slave modules can be tied together with a resistor divider ...
Page 23
Tracking Function If CLKOUT is less than 800mV, an external soft-start ramp (0.6V) can be in parallel with the Channel 2 internal soft-start ramp for tracking applications. Therefore, the Channel 2’s output voltage can track the output voltage of Channel ...
Page 24
Current Derating Experimental power loss curves (Figures 33 and 34), along with θ from thermal modeling analysis, can be used to evaluate the JA thermal consideration for the module. Derating curves are derived from the maximum power allowed while maintaining ...
Page 25
Derating Curves All of the following curves were plotted TEMPERATURE (°C) FIGURE 35. DERATING CURVE TEMPERATURE (°C) ...
Page 26
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. ...
Page 27
Package Outline Drawing L26.17x17 26 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN) Rev 4, 10/12 17.8±0.2 17.0±0 151617181920 TOP VIEW 16X 0.70 (FULL LEAD) 4.00 3.50 3.50 0.80 ...
Page 28
9.30 7.83 6.53 6.50 6.13 5.73 5.33 0.75 0.65 0.40 0.25 0.25 0.40 0.65 0.75 5.33 5.73 6.13 6.50 6.53 7.83 9.30 9.20 7.93 5.25 4.75 4.25 3.75 3.25 2.75 2.25 1.75 1.25 0.85 0.15 0 0.15 0.85 1.25 1.75 ...