SIM3U156-B-GQ Silicon Labs, SIM3U156-B-GQ Datasheet - Page 50

no-image

SIM3U156-B-GQ

Manufacturer Part Number
SIM3U156-B-GQ
Description
ARM Microcontrollers - MCU ARM Cortex-M3 USB 128KB TQFP64
Manufacturer
Silicon Labs
Datasheet

Specifications of SIM3U156-B-GQ

Rohs
yes
Core
ARM Cortex M3
Processor Series
SIM3U1xx
Data Bus Width
32 bit
Maximum Clock Frequency
80 MHz
Program Memory Size
128 KB
Data Ram Size
32 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
TQFP-64
Mounting Style
SMD/SMT
Interface Type
2 x I2C, I2S, 3 x SPI, 2 x USART, 2 x UART
Number Of Programmable I/os
65
Number Of Timers
2 x 32 bit
Supply Voltage - Max
3.6 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SIM3U156-B-GQ
Manufacturer:
MSC
Quantity:
6 700
Part Number:
SIM3U156-B-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
SIM3U156-B-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
SiM3U1xx
4.8. Reset Sources
Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset
state, the following occur:
All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a
power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as
long as power is not lost.
The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For
VDD Supply Monitor and power-on resets, the RESET pin is driven low until the device exits the reset state.
On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal
oscillator. The Watchdog Timer is enabled with the Low Frequency Oscillator (LFO0) as its clock source. Program
execution begins at location 0x00000000.
50
RESET






The core halts program execution.
Module registers are initialized to their defined reset values unless the bits reset only with a power-on
reset.
External port pins are forced to a known state.
Interrupts and timers are disabled.
Clocks to all AHB peripherals other than the USB0 buffers are enabled.
Clocks to all APB peripherals other than Watchdog Timer, EMIF0, and DMAXBAR are disabled.
Watchdog Timer
Software Reset
PMU / Wakeup
Missing Clock
Comparator 0
Comparator 1
RTC0 Alarm
VDD Supply
Core Reset
Detector
Monitor
USB0
Reset Sources
Rev. 1.0
system reset

Related parts for SIM3U156-B-GQ