74LVC544AD NXP Semiconductors, 74LVC544AD Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74LVC544AD
Manufacturer Part Number
74LVC544AD
Description
Bus Transceivers OCTAL LATCHED TRANSCEIVER W/DU
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC544ADB-T.pdf
(19 pages)
Specifications of 74LVC544AD
Product Category
Bus Transceivers
Rohs
yes
Logic Type
CMOS
Logic Family
LVC
Number Of Channels Per Chip
8
Input Level
LVTTL
Output Level
LVTTL
Output Type
3-State
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Propagation Delay Time
17 ns
Supply Voltage - Max
3.6 V
Supply Voltage - Min
1.2 V
Maximum Operating Temperature
+ 125 C
Package / Case
SO-24
Function
Latched Transceiver
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Circuits
1
Polarity
Inverting
Factory Pack Quantity
30
Part # Aliases
74LVC544AD,112
NXP Semiconductors
6. Functional description
Table 3.
[1]
7. Limiting values
Table 4.
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
[1]
[2]
[3]
74LVC544A
Product data sheet
Operating mode
Disabled
Disabled plus latch
Latch plus display
Transparent
Hold (do nothing)
Symbol
V
I
V
I
V
I
I
I
T
P
IK
OK
O
CC
GND
stg
CC
I
O
tot
XX = AB for A to B direction and BA for B to A direction
H = HIGH voltage level
L = LOW voltage level
h = HIGH state must be present one set-up time before the LOW-to-HIGH transition of LEAB, LEBA, EAB and EBA
l = LOW state must be present one set-up time before the LOW-to-HIGH transition of LEAB, LEBA, EAB and EBA
X = don’t care
= LOW to HIGH level transition
NC = no change
Z = high-impedance OFF-state
The minimum input voltage ratings may be exceeded if the input current ratings are observed.
The output voltage ratings may be exceeded if the output current ratings are observed.
For SO24 packages: above 70 C the value of P
For (T)SSOP24 packages: above 60 C the value of P
Function table
Limiting values
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
[1]
Input
OEAB, OEBA EAB, EBA
H
X
L
L
L
L
L
L
L
All information provided in this document is subject to legal disclaimers.
tot
Rev. 4 — 18 December 2012
derates linearly with 8 mW/K.
Conditions
V
V
output HIGH or LOW state
output 3-state
V
T
tot
amb
I
O
O
derates linearly with 5.5 mW/K.
< 0 V
X
H
L
L
L
L
L
> V
= 0 V to V
= 40 C to +125 C
CC
Octal D-type registered transceiver; inverting; 3-state
or V
CC
O
< 0 V
LEAB, LEBA
X
X
L
L
L
L
H
An, Bn
X
X
h
l
h
l
H
L
X
[1]
[2]
[2]
[3]
Min
0.5
50
0.5
-
0.5
0.5
-
-
100
65
-
74LVC544A
Max
+6.5
-
+6.5
50
V
+6.5
50
100
-
+150
500
© NXP B.V. 2012. All rights reserved.
Output
Bn, An
Z
Z
Z
Z
L
H
L
H
NC
CC
+ 0.5
Unit
V
mA
V
mA
V
V
mA
mA
mA
C
mW
5 of 19