M95080-RMC6TG STMicroelectronics, M95080-RMC6TG Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
M95080-RMC6TG
Manufacturer Part Number
M95080-RMC6TG
Description
EEPROM 8 Kbit SPI BUS EE 10MHz CR 5ms
Manufacturer
STMicroelectronics
Datasheet
1.M95080-WMB6TG.pdf
(42 pages)
Specifications of M95080-RMC6TG
Product Category
EEPROM
Rohs
yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
M95080 M95080-W M95080-R
6.3.4
SRWD bit
The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write
Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W)
signal enable the device to be put in the Hardware Protected mode (when the Status
Register Write Disable (SRWD) bit is set to 1, and Write Protect (W) is driven low). In this
mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits
and the Write Status Register (WRSR) instruction is no longer accepted for execution.
Table 5.
Status Register Write Protect
SRWD
b7
Status Register format
0
Doc ID 022540 Rev 1
0
0
BP1
Block Protect bits
Write Enable Latch bit
BP0
WEL
Write In Progress bit
Instructions
WIP
b0
19/42