DS2153Q-A7 Maxim Integrated, DS2153Q-A7 Datasheet - Page 39
![no-image](/images/no-image-200.jpg)
DS2153Q-A7
Manufacturer Part Number
DS2153Q-A7
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet
1.DS2153QN-A7.pdf
(60 pages)
Specifications of DS2153Q-A7
Product
Framer
Number Of Transceivers
1
Supply Current (max)
65 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
PLCC-44
Minimum Operating Temperature
0 C
Operating Supply Voltage
5 V
Supply Voltage - Max
5.25 V
Supply Voltage - Min
4.75 V
Part # Aliases
90-2153Q-A70
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS2153Q-A7
Manufacturer:
DALLAS
Quantity:
5 530
Company:
Part Number:
DS2153Q-A7
Manufacturer:
DALLAS
Quantity:
6 250
Company:
Part Number:
DS2153Q-A7
Manufacturer:
HIT
Quantity:
3 000
Company:
Part Number:
DS2153Q-A7+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
13 LINE INTERFACE FUNCTIONS
The line interface function in the DS2153Q contains three sections: the receiver, which handles clock and
data recovery; the transmitter, which waveshapes and drives the T1 line; and the jitter attenuator. Each of
these three sections is controlled by the Line Interface Control Register (LICR), which is described
below.
LICR: LINE INTERFACE CONTROL REGISTER (Address = 18 Hex)
(MSB)
LB2
LB1
SYMBOL POSITION NAME AND DESCRIPTION
JABDS
EGL
TPD
DJA
LB2
LB1
LB0
JAS
LB0
LICR.7
LICR.6
LICR.5
LICR.4
LICR.3
LICR.2
LICR.1
LICR.0
EGL
Line Build-Out Select Bit 2. Sets the transmitter build
out; see the
Line Build-Out Select Bit 1. Sets the transmitter build
out; see the
Line Build-Out Select Bit 0. Sets the transmitter build
out; see the
Receive Equalizer Gain Limit.
0 = -12dB
1 = -30dB
Jitter Attenuator Select.
0 = place the jitter attenuator on the receive side
1 = place the jitter attenuator on the transmit side
Jitter Attenuator Buffer Depth Select.
0 = 128 bits
1 = 32 bits (use for delay sensitive applications)
Disable Jitter Attenuator.
0 = jitter attenuator enabled
1 = jitter attenuator disabled
Transmit Power Down.
0 = normal transmitter operation
1 = powers down the transmitter and tri-states the TTIP
and TRING pins
39 of 60
JAS
Table
Table
Table
JABDS
13-2.
13-2.
13-2.
DJA
(LSB)
TPD
LICR