DS2153Q-A7 Maxim Integrated, DS2153Q-A7 Datasheet - Page 41
![no-image](/images/no-image-200.jpg)
DS2153Q-A7
Manufacturer Part Number
DS2153Q-A7
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet
1.DS2153QN-A7.pdf
(60 pages)
Specifications of DS2153Q-A7
Product
Framer
Number Of Transceivers
1
Supply Current (max)
65 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
PLCC-44
Minimum Operating Temperature
0 C
Operating Supply Voltage
5 V
Supply Voltage - Max
5.25 V
Supply Voltage - Min
4.75 V
Part # Aliases
90-2153Q-A70
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS2153Q-A7
Manufacturer:
DALLAS
Quantity:
5 530
Company:
Part Number:
DS2153Q-A7
Manufacturer:
DALLAS
Quantity:
6 250
Company:
Part Number:
DS2153Q-A7
Manufacturer:
HIT
Quantity:
3 000
Company:
Part Number:
DS2153Q-A7+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
13.2 Transmit Waveshaping and Line Driving
The DS2153Q uses a set of laser-trimmed delay lines along with a precision digital-to-analog converter
(DAC) to create the waveforms that are transmitted onto the E1 line. The waveforms created by the
DS2153Q meet the ITU specifications. See
generated by properly programming the L0 to L2 bits in the Line Interface Control Register (LICR). The
DS2153Q can set up in a number of various configurations depending on the application. See
and
Table 13-2. LBO Select in LICR
N.M. = not meaningful
Due to the nature of the design of the transmitter in the DS2153Q, very little jitter (less than 0.005UI
broadband from 10Hz to 100kHz) is added to the jitter present on TCLK. Also, the waveforms that they
create are independent of the duty cycle of TCLK. The transmitter in the DS2153Q couples to the E1
transmit shielded twisted pair or coax via a 1:1.15 or 1:1.36 step-up transformer as shown in
For the devices to create the proper waveforms, the transformer used must meet the specifications listed
in
Table 13-3. Transformer Specifications
Turns Ratio
Primary Inductance
Leakage Inductance
Intertwining Capacitance
DC Resistance
L2
0
0
0
0
1
1
1
Table
Figure
SPECIFICATION
L1
0
0
1
1
0
1
0
13-3.
1-1.
L0
0
1
0
1
0
0
0
75Ω normal
120Ω normal
75Ω normal with protection
resistors
120Ω normal with protection
resistors
75Ω with high return loss
75Ω with high return loss
120Ω with high return loss
APPLICATION
1:1 (receive) and 1:1.15 or 1:1.36 (transmit) ±5%
600µH minimum
1.0µH maximum
60pF maximum
1.2Ω maximum
RECOMMENDED VALUE
Figure
41 of 60
13-3. The user will select which waveform is to be
TRANSFORMER
1:1.15 step-up
1:1.15 step-up
1:1.15 step-up
1:1.15 step-up
1:1.15 step-up
1:1.36 step-up
1:1.36 step-up
RETURN LOSS
N.M.
N.M.
N.M.
N.M.
(dB)
21
21
21
Figure
Table 13-2
Rt (Ω)
8.2
8.2
27
18
27
0
0
13-1.
P-P